전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TP3070V-XG 데이터시트(PDF) 6 Page - Texas Instruments

부품명 TP3070V-XG
상세설명  TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TP3070V-XG 데이터시트(HTML) 6 Page - Texas Instruments

Back Button TP3070V-XG Datasheet HTML 2Page - Texas Instruments TP3070V-XG Datasheet HTML 3Page - Texas Instruments TP3070V-XG Datasheet HTML 4Page - Texas Instruments TP3070V-XG Datasheet HTML 5Page - Texas Instruments TP3070V-XG Datasheet HTML 6Page - Texas Instruments TP3070V-XG Datasheet HTML 7Page - Texas Instruments TP3070V-XG Datasheet HTML 8Page - Texas Instruments TP3070V-XG Datasheet HTML 9Page - Texas Instruments TP3070V-XG Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
Functional Description (Continued)
TABLE 1. Programmable Register Instructions
Function
Byte 1 (Note 1)
Byte 2 (Note 1)
76543210
76543210
Single Byte Power-Up/Down
PXXXXX
0
X
None
Write Control Register
P
000001
X
See
Table 2
Read-Back Control Register
P
000011
X
See
Table 2
Write to Interface Latch Register
P
000101
X
See
Table 4
Read Interface Latch Register
P
000111
X
See
Table 4
Write Latch Direction Register
P
001001
X
See
Table 3
Read Latch Direction Register
P
001011
X
See
Table 3
Write Receive Gain Register
P
010001
X
See
Table 8
Read Receive Gain Register
P
010011
X
See
Table 8
Write Transmit Gain Register
P
010101
X
See
Table 7
Read Transmit Gain Register
P
010111
X
See
Table 7
Write Receive Time-Slot/Port
P
100101
X
See
Table 6
Read-Back Receive Time-Slot/Port
P
100111
X
See
Table 6
Write Transmit Time-Slot/Port
P
101001
X
See
Table 6
Read-Back Transmit Time-Slot/Port
P
101011
X
See
Table 6
Write Hybrid Balance Register 1
P
011001
X
Derive from
Optimization
Routine in
TP3077SW
Program
Read Hybrid Balance Register 1
P
011011
X
Write Hybrid Balance Register 2
P
011101
X
Read Hybrid Balance Register 2
P
011111
X
Write Hybrid Balance Register 3
P
100001
X
Read Hybrid Balance Register 3
P
100011
X
Note 1: Bit 7 of bytes 1 and 2 is always the first bit clocked into or out from the CI, CO or CI/O pin. X = don’t care.
Note 2: “P” is the power-up/down control bit, see “Power-Up/Down Control” section. (“0” = Power Up, “1” = Power Down)
Note 3: Other register address codes are invalid and should not be used.
SERIAL CONTROL PORT
Control information and data are written into or read-back
from COMBO II via the serial control port consisting of the
control clock CCLK, the serial data input/output CI/O, (or
separate input, CI, and output, CO, on the TP3070 only), and
the Chip Select input, CS. All control instructions require 2
bytes, as listed in
Table 1, with the exception of a single byte
power-up/down command. The byte 1 bits are used as fol-
lows: bit 7 specifies power up or power down; bits 6, 5, 4 and
3 specify the register address; bit 2 specifies whether the in-
struction is read or write; bit 1 specifies a one or two byte in-
struction; and bit 0 is not used.
To shift control data into COMBO II, CCLK must be pulsed 8
times while CS is low. Data on the CI/O (or CI) input is
shifted into the serial input register on the falling edge of
each CCLK pulse. After all data is shifted in, the contents of
the input shift register are decoded, and may indicate that a
2nd byte of control data will follow. This second byte may ei-
ther be defined by a second byte-wide CS pulse or may fol-
low the first contiguously, i.e. it is not mandatory for CS to re-
turn high between the first and second control bytes. At the
end of CCLK8 in the 2nd control byte the data is loaded into
the appropriate programmable register. CS may remain low
continuously when programming successive registers, if de-
sired. However, CS should be set high when no data trans-
fers are in progress.
To readback Interface Latch data or status information from
COMBO II, the first byte of the appropriate instruction is
strobed in while CS is low, as defined in
Table 1. CS must be
kept low, or be taken low again for a further 8 CCLK cycles,
during which the data is shifted onto the CO or CI/O pin on
the rising edges of CCLK. When CS is high the CO or CI/O
pin is in the high-impedance TRI-STATE, enabling the CI/O
pins of many devices to be multiplexed together.
If CS returns high during either byte 1 or byte 2 before all
eight CCLK pulses of that byte occur, both the bit count and
byte count are reset and register contents are not affected.
This prevents loss of synchronization in the control interface
as well as corruption of register data due to processor inter-
rupt or other problem. When CS returns low again, the de-
vice will be ready to accept bit 1 of byte 1 of a new instruc-
tion.
Programmable Functions
1.0 POWER-UP/DOWN CONTROL
Following power-on initialization, power-up and power-down
control may be accomplished by writing any of the control in-
structions listed in
Table 1 into COMBO II with the “P” bit set
to “0” for power-up or “1” for power-down. Normally it is rec-
ommended that all programmable functions be initially pro-
grammed while the device is powered down. Power state
control can then be included with the last programming in-
struction or the separate single-byte instruction. Any of the
programmable registers may also be modified while the de-
www.national.com
5


유사한 부품 번호 - TP3070V-XG

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
TP3070V-X NSC-TP3070V-X Datasheet
401Kb / 26P
   COMBO II Programmable PCM CODEC/Filter
More results

유사한 설명 - TP3070V-XG

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
TP3070 NSC-TP3070 Datasheet
401Kb / 26P
   COMBO II Programmable PCM CODEC/Filter
TP3076 NSC-TP3076 Datasheet
222Kb / 18P
   COMBO II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Asahi Kasei Microsystem...
AK2304A AKM-AK2304A Datasheet
419Kb / 17P
   QUAD PCM CODEC/FILTER COMBO LSI
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Asahi Kasei Microsystem...
AK2302 AKM-AK2302 Datasheet
488Kb / 16P
   Dual PCM Codec/Filter COMBO LSI
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
logo
Integrated Device Techn...
IDT821068 IDT-IDT821068 Datasheet
589Kb / 45P
   OCTAL PROGRAMMABLE PCM CODEC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com