전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TDA9331H 데이터시트(PDF) 9 Page - NXP Semiconductors

부품명 TDA9331H
상세설명  I2C-bus controlled TV display processors
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA9331H 데이터시트(HTML) 9 Page - NXP Semiconductors

Back Button TDA9331H Datasheet HTML 5Page - NXP Semiconductors TDA9331H Datasheet HTML 6Page - NXP Semiconductors TDA9331H Datasheet HTML 7Page - NXP Semiconductors TDA9331H Datasheet HTML 8Page - NXP Semiconductors TDA9331H Datasheet HTML 9Page - NXP Semiconductors TDA9331H Datasheet HTML 10Page - NXP Semiconductors TDA9331H Datasheet HTML 11Page - NXP Semiconductors TDA9331H Datasheet HTML 12Page - NXP Semiconductors TDA9331H Datasheet HTML 13Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 56 page
background image
2002 Jun 04
9
Philips Semiconductors
Preliminary specification
I2C-bus controlled TV display processors
TDA933xH series
When no horizontal flyback pulse is detected during three
consecutive line periods, status bit NHF is set (output
status byte 01-D3; see Table 3).
The horizontal drive signal is switched on and off via the
so-called slow-start/slow-stop procedure. This function is
realized by varying the ton of the horizontal drive pulse. For
EHT generators without a bleeder, the IC can be set to a
‘fixed beam current mode’ via bit FBC. In this case, the
picture tube capacitance is discharged with a current of
approximately 1 mA. The magnitude of the discharge
current is controlled via the black current feedback loop.
If necessary, the discharge current can be enlarged with
the aid of an external current division circuit. With the fixed
beam current option activated, it is still possible to have a
black screen during switch-off. This can be realized by
placing the vertical deflection in an overscan position. This
mode is activated via bit OSO.
An additional mode of the IC is the ‘low-power start-up’
mode. This mode is activated when a supply voltage of 5 V
is supplied to the start-up pin.
The required current for this mode is 3 mA (typ.). In this
condition, the horizontal drive signal has the nominal toff
and the ton grows gradually from zero to approximately
30% of the nominal value. This results in a line frequency
of approximately 50 kHz (2fH) or 25 kHz (1fH). The output
signal remains unchanged until the main supply voltage is
switched on and the I2C-bus data has been received. The
horizontal drive then gradually changes to the nominal
frequency and duty cycle via the slow-start procedure.
The IC can only be switched on and to standby mode when
both standby bits (STB0 and STB1) are changed. The
circuit will not react when only one bit changes polarity.
The IC has a general purpose bus controlled DAC output
with a 6-bit resolution and with an output voltage range
between 0.2 to 4 V. In the TDA9331H, the DC voltage on
this output is proportional to the horizontal line frequency
(only in VGA mode). This voltage can be used to control
the supply voltage of the horizontal deflection stage, to
maintain constant picture width for higher line frequencies.
VERTICAL DEFLECTION AND GEOMETRY CONTROL
The drive signals for the vertical and E-W deflection
circuits are generated by a vertical divider, which derives
its clock signal from the line oscillator. The divider is
synchronized by the incoming VD pulse, generated by the
input processor or the feature box. The vertical ramp
generator requires an external resistor and capacitor; the
tolerances for these components must be small.
In the normal mode, the vertical deflection operates in
constant slope and adapts its amplitude, depending on the
frequency of the incoming signal (50 or 60 Hz, or
100 or 120 Hz). When the TDA933xH is switched to the
VGA mode, the amplitude of the vertical scan is stabilized
and independent of the incoming vertical frequency. In this
mode, the E-W drive amplitude is proportional to the
horizontal frequency so that the correction on the screen is
not affected.
The vertical drive is realized by a differential output
current. The outputs must be DC-coupled to the vertical
output stage (e.g. TDA8354).
The vertical geometry can be adjusted via the I2C-bus.
Controls are possible for the following parameters:
• Vertical amplitude
• S-correction
• Vertical slope
• Vertical shift (only for compensation of offsets in output
stage or picture tube)
• Vertical zoom
• Vertical scroll (shifting the picture in the vertical direction
when the vertical scan is expanded)
• Vertical wait, an adjustable delay for the start of the
vertical scan.
With regard to the vertical wait, the following conditions are
valid:
• In the 1fH TV mode, the start of the vertical scan is fixed
and cannot be adjusted with the vertical wait
• In the 2fH TV mode, the start of the vertical scan
depends on the value of the Vertical Scan Reference
(VSR) bus bit. If VSR = 0, the start of the vertical scan is
related to the end of the incoming VD pulse. If VSR = 1,
it is related to the start. In both cases, the start of the
scan can be adjusted with the vertical wait setting
• In the multi-sync mode (TDA9331H and TDA9332H
both in 1fH mode and 2fH mode), the start of the vertical
scan is related to the start of the incoming VD pulse and
can be adjusted with the vertical wait setting.


유사한 부품 번호 - TDA9331H

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
TDA933XH PHILIPS-TDA933XH Datasheet
230Kb / 56P
   I2C-bus controlled TV display processors
2000 May 08
More results

유사한 설명 - TDA9331H

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
TDA933XH PHILIPS-TDA933XH Datasheet
230Kb / 56P
   I2C-bus controlled TV display processors
2000 May 08
TDA8376 PHILIPS-TDA8376 Datasheet
249Kb / 44P
   I2C-bus controlled PAL/NTSC TV processors
1996 Jan 26
TDA884X PHILIPS-TDA884X Datasheet
419Kb / 68P
   I2C-bus controlled PAL/NTSC/SECAM TV processors
December 16, 1997
TDA837X PHILIPS-TDA837X Datasheet
451Kb / 72P
   I2C-bus controlled economy PAL/NTSC and NTSC TV-processors
1997 Jul 01
TDA9321H PHILIPS-TDA9321H Datasheet
249Kb / 44P
   I2C-bus controlled TV input processor
1998 Dec 16
logo
Integral Corp.
ILA8842 INTEGRAL-ILA8842 Datasheet
159Kb / 14P
   I2C BUS CONTROLLED SINGLE CHIP TV-RECEIVER
logo
KODENSHI_AUK CORP.
KKA8842 KODENSHI-KKA8842 Datasheet
363Kb / 15P
   I2C BUS CONTROLLED SINGLE CHIP TV-RECEIVER
logo
NXP Semiconductors
TDA8366 PHILIPS-TDA8366 Datasheet
414Kb / 48P
   I2C-bus controlled PAL/NTSC TV processor
January 1995
logo
List of Unclassifed Man...
NT6828 ETC-NT6828 Datasheet
1Mb / 31P
   I2C Bus Controlled On-Screen Display
logo
STMicroelectronics
STV223XD STMICROELECTRONICS-STV223XD Datasheet
1Mb / 76P
   I2C BUS-CONTROLLED MULTISTANDARD SINGLE CHIP TV PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com