전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CAT24C164WI-G 데이터시트(PDF) 4 Page - ON Semiconductor

부품명 CAT24C164WI-G
상세설명  16 kb CMOS Serial EEPROM, Cascadable
Download  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ONSEMI [ON Semiconductor]
홈페이지  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

CAT24C164WI-G 데이터시트(HTML) 4 Page - ON Semiconductor

  CAT24C164WI-G Datasheet HTML 1Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 2Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 3Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 4Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 5Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 6Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 7Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 8Page - ON Semiconductor CAT24C164WI-G Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 14 page
background image
CAT24C164
http://onsemi.com
4
Power-On Reset (POR)
CAT24C164 incorporates Power−On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state.
A CAT24C164 device will power up into Standby mode
after VCC exceeds the POR trigger level and will power
down into Reset mode when VCC drops below the POR
trigger level. This bi−directional POR feature protects the
device against ‘brown−out’ failure following a temporary
loss of power.
Pin Description
SCL: The Serial Clock input pin accepts the Serial Clock
generated by the Master.
SDA: The Serial Data I/O pin receives input data and
transmits data stored in EEPROM. In transmit mode, this pin
is open drain. Data is acquired on the positive edge, and is
delivered on the negative edge of SCL.
A0, A1 and A2: The Address inputs set the device address
when cascading multiple devices. When not driven, these
pins are pulled LOW internally.
The CAT24C164 can be made compatible with the
CAT24C16 by tying A2, A1 and A0 to VSS or by leaving A2,
A1 and A0 float.
WP: The Write Protect input pin inhibits all write
operations, when pulled HIGH. When not driven, this pin is
pulled LOW internally.
Functional Description
The CAT24C164 supports the Inter−Integrated Circuit
(I2C) Bus data transmission protocol, which defines a device
that sends data to the bus as a transmitter and a device
receiving data as a receiver. Data flow is controlled by a
Master device, which generates the serial clock and all
START and STOP conditions. The CAT24C164 acts as a
Slave device. Master and Slave alternate as either
transmitter or receiver.
I2C Bus Protocol
The I2C bus consists of two ‘wires’, SCL and SDA. The
two wires are connected to the VCC supply via pull−up
resistors. Master and Slave devices connect to the 2−wire
bus via their respective SCL and SDA pins. The transmitting
device pulls down the SDA line to ‘transmit’ a ‘0’ and
releases it to ‘transmit’ a ‘1’.
Data transfer may be initiated only when the bus is not
busy (see A.C. Characteristics).
During data transfer, the SDA line must remain stable
while the SCL line is HIGH. An SDA transition while SCL
is HIGH will be interpreted as a START or STOP condition
(Figure 2). The START condition precedes all commands. It
consists of a HIGH to LOW transition on SDA while SCL
is HIGH. The START acts as a ‘wake−up’ call to all
receivers. Absent a START, a Slave will not respond to
commands. The STOP condition completes all commands.
It consists of a LOW to HIGH transition on SDA while SCL
is HIGH.
Device Addressing
The bus Master begins a transmission by sending a
START condition. The Master then sends the address of the
particular Slave device it is requesting. The most significant
bit of the 8−bit slave address is fixed as 1. (see Figure 3). The
next three significant bits (A2, A1, A0) are the device address
bits and define which device or which part of the device the
Master is accessing (The A1 bit must be the compliment of
the A1 input pin signal). Up to eight CAT24C164 devices
may be individually addressed by the system. The next three
bits are used as the three most significant bits of the data
word address. The last bit of the slave address specifies
whether a Read or Write operation is to be performed. When
this bit is set to 1, a Read operation is selected, and when set
to 0, a Write operation is selected.
Acknowledge
After processing the Slave address, the Slave responds
with an acknowledge (ACK) by pulling down the SDA line
during the 9th clock cycle (Figure 4). The Slave will also
acknowledge the address byte and every data byte presented
in Write mode. In Read mode the Slave shifts out a data byte,
and then releases the SDA line during the 9th clock cycle. As
long as the Master acknowledges the data, the Slave will
continue transmitting. The Master terminates the session by
not acknowledging the last data byte (NoACK) and by
issuing a STOP condition. Bus timing is illustrated in
Figure 5.


유사한 부품 번호 - CAT24C164WI-G

제조업체부품명데이터시트상세설명
logo
Catalyst Semiconductor
CAT24C164WI-GT3 CATALYST-CAT24C164WI-GT3 Datasheet
548Kb / 16P
   16-Kb CMOS Serial EEPROM, Cascadable
logo
ON Semiconductor
CAT24C164WI-GT3 ONSEMI-CAT24C164WI-GT3 Datasheet
168Kb / 14P
   16 kb CMOS Serial EEPROM, Cascadable
October, 2009 ??Rev. 2
More results

유사한 설명 - CAT24C164WI-G

제조업체부품명데이터시트상세설명
logo
Catalyst Semiconductor
CAT24C164 CATALYST-CAT24C164 Datasheet
548Kb / 16P
   16-Kb CMOS Serial EEPROM, Cascadable
logo
ON Semiconductor
CAT24C164 ONSEMI-CAT24C164 Datasheet
168Kb / 14P
   16 kb CMOS Serial EEPROM, Cascadable
October, 2009 ??Rev. 2
LE2416RDXA ONSEMI-LE2416RDXA Datasheet
343Kb / 17P
   16 kb I2C CMOS Serial EEPROM
August 2016 - Rev. 1
CAT24AA16 ONSEMI-CAT24AA16 Datasheet
162Kb / 10P
   16-Kb I2C CMOS Serial EEPROM
August, 2009 ??Rev. 1
LE2416DXA ONSEMI-LE2416DXA Datasheet
295Kb / 17P
   16 kb I2C CMOS Serial EEPROM
August 2016 - Rev. 1
logo
Catalyst Semiconductor
CAT25080 CATALYST-CAT25080 Datasheet
253Kb / 17P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
logo
ON Semiconductor
CAT25080 ONSEMI-CAT25080 Datasheet
187Kb / 16P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
February, 2010 ??Rev. 5
CAT25080LI-G ONSEMI-CAT25080LI-G Datasheet
188Kb / 19P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
August, 2012 ??Rev. 8
CAV25080YE-GT3 ONSEMI-CAV25080YE-GT3 Datasheet
160Kb / 13P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
November, 2011 ??Rev. 0
CAT25080LI ONSEMI-CAT25080LI Datasheet
188Kb / 19P
   8-Kb and 16-Kb SPI Serial CMOS EEPROM
August, 2012 ??Rev. 8
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com