전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

AT73C500 데이터시트(HTML) 5 Page - ATMEL Corporation

부품명 AT73C500
상세내용  Chip Set Solution for Watt-Hour Meters
Download  28 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo 

AT73C500 데이터시트(HTML) 5 Page - ATMEL Corporation

 
Zoom Inzoom in Zoom Outzoom out
/ 28 page
 5 / 28 page
background image
AT73C500
5
AT73C500 DSP
Figure 5. PLCC-44 package pin layout
Power
Supply
Pins
Pin
I/O
Description
VCC
35, 42
PWR
Digital Supply, Positive, +5V
GND
1, 2, 6, 7,
11, 12,16,
20, 27, 30,
34
PWR
Digital Supply, Negative, 0V
Digital
Inputs
Pin
I/O
Description
CLK
44
I
Clock Input
XRES
38
I
Reset Input, active low
IRQ0
3
I
Interrupt Input, usually
connected to PFAIL output
of AT73C501
IRQ1
31
I
Interrupt Input, connected to
ACK Output of AT73C501
Status/
Mode
Bus
Pin
I/O
Description
B15
17
I/O
Status/Mode Bus, Bit7
B14
15
I/O
Status/Mode Bus, Bit6
B13
14
I/O
Status/Mode Bus, Bit5
B12
13
I/O
Status/Mode Bus, Bit4
B11
29
I/O
Status/Mode Bus, Bit3
B10
28
I/O
Status/Mode Bus, Bit2
B9
26
I/O
Status/Mode Bus, Bit1
B8
25
I/O
Status/Mode Bus, Bit0
GND
ADDR0
B3
GND
7
39
18
6
SOUT1
5
SOUT0
4
IRQ0 /
PFAIL
3
GND
2
GND
1
CLK
44
STROBE
43
VCC
42
ADDR2
41
ADDR1
40
BRDY
37
XRES
38
VCC
35
RD/WR
36
SIN
33
GND
34
IRQ1 / ACK
31
SCLK
32
B11
29
GND
30
B0
8
B1
9
B2
10
GND
11
GND
12
B12
13
B13
14
B14
15
GND
16
B15
17
B4
19
GND
20
B5
21
B6
22
B7
23
N/C
24
B8
25
B9
26
GND
27
B10
28
Microprocessor
Bus
Pin
I/O
Description
B7
23
I/O
µP Bus, Bit7
B6
22
I/O
µP Bus, Bit6
B5
21
I/O
µP Bus, Bit5
B4
19
I/O
µP Bus, Bit4
B3
18
I/O
µP Bus, Bit3
B2
10
I/O
µP Bus, Bit2
B1
9
I/O
µP Bus, Bit1
B0
8
I/O
µP Bus, Bit0
AT73C501 /
AT73C502 and
EEPROM
Interface
Pin
I/O
Description
SOUT0
4
O
Serial Output, used as a
clock for EEPROM
SOUT1
5
O
Serial Output, used as Chip
Select (CS) for AT73C501
and as Data Input (DI) for
EEPROM
SIN
33
I
Serial Data Input, data from
AT73C501 or from EEPROM
SCLK
32
I
Serial Clock Input, bit clock
from AT73C501
Control Signals
of
µµµµP Bus and
Status/Mode
Bus
Pin
I/O
Description
STROBE
43
O
Strobe Output
BRDY
37
I
Microprocessor ready for
I/O, Active Low
ADDR1
40
O
Address Output 1, used for
µP bus
ADDR0
39
O
Address Output 0, used for
Status/ Mode bus and for
Impulse Outputs
RD/WR
36
O
Read/Write Signal


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn