전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CS5317-KP 데이터시트(PDF) 11 Page - Cirrus Logic

부품명 CS5317-KP
상세설명  16-Bit, 20 kHz Oversampling A/D Converter
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5317-KP 데이터시트(HTML) 11 Page - Cirrus Logic

Back Button CS5317-KP Datasheet HTML 7Page - Cirrus Logic CS5317-KP Datasheet HTML 8Page - Cirrus Logic CS5317-KP Datasheet HTML 9Page - Cirrus Logic CS5317-KP Datasheet HTML 10Page - Cirrus Logic CS5317-KP Datasheet HTML 11Page - Cirrus Logic CS5317-KP Datasheet HTML 12Page - Cirrus Logic CS5317-KP Datasheet HTML 13Page - Cirrus Logic CS5317-KP Datasheet HTML 14Page - Cirrus Logic CS5317-KP Datasheet HTML 15Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 32 page
background image
Data Output Characteristics & Coding Format
As shown in Figure 4, the CS5317 outputs its 16-
bit data word in a serial burst. The data appears at
the DATA pin on the rising edge of the same
CLKOUT cycle in which DOUT falls. Data
changes on the rising edge of CLKOUT, and can
be latched on the falling edge. The CLKOUT rate
is set by the CLKIN input (fclkin/2 in the CLKOR
mode; fclkin*128 in the CLKG1 mode; and
fclkin*256 in the CLKG2 mode). DOUT returns
high after the last bit is transmitted. After trans-
mitting the sixteen data bits, DATA will remain
high until DOUT falls again, initiating the next
data output cycle.
A 3-state capability is available for bus-oriented
applications. The 3-state control input is termed
Data Output Enable, DOE, and is asynchronous
with respect to the rest of the CS5317. If DOE is
taken high at any time, even during a data burst,
the DATA, DOUT and CLKOUT pins go to a
high impedance state. Any data which would be
output while DOE is high is lost.
Power Supplies
Since the A/D converter’s output is digitally fil-
tered in the CS5317, the device is more forgiving
and requires less attention than conventional 16-
bit A/D converters to grounding and layout
arrangements. Still, care must be taken at the de-
sign and layout stages to apply the device
properly. The CS5317 provides separate analog
and digital power supply connections to isolate
digital noise from its analog circuitry. Each sup-
ply pin should be decoupled to its respective
ground, AGND or DGND. Decoupling should be
accomplished with 0.1
µF ceramic capacitors. If
significant low frequency noise is present in the
supplies, 10
µF tantalum capacitors are recom-
mended in parallel with the 0.1
µF capacitors.
The positive digital power supply of the CS5317
must never exceed the positive analog supply by
more than a diode drop or the chip could be per-
manently damaged. If the two supplies are de-
rived from separate sources, care must be taken
that the analog supply comes up first at power-up.
Figure 1 shows a decoupling scheme which al-
lows the CS5317 to be powered from a single set
of
± 5V rails. The digital supplies are derived
from the analog supplies through 10
Ω resistors
to prevent the analog supply from dropping be-
low the digital supply.
PLL Characteristics
A phase-locked loop is included on the CS5317
and is used to generate the requisite high fre-
quency
A/D
sampling
clock.
A functional
diagram of the PLL is shown in Figure 5. The
PLL consists of a phase detector, a filter, a VCO
(voltage-controlled oscillator), and a counter/di-
vider. The phase detector inputs are CLKIN (
θ1)
and a sub-multiple of the VCO output signal (
θ2).
The inputs to the phase detector are positive-edge
triggered and therefore the duty cycle of the
CLKIN signal is not significant. With this type of
phase detector, the lock range of the PLL is equal
to the capture range and is independent of the low
pass filter. The output of the phase detector is in-
put to an external low pass filter. The filter
characteristics are used to determine the transient
response of the loop. The output voltage from the
filter functions as the input control voltage to the
VCO. The output of the VCO is then divided in
frequency to provide an input to the phase detec-
tor. The clock divider ratio is a function of the
PLL mode which has been selected.
Phase Detector Gain (Kd)
A properly designed and operating phase-locked
loop can be described using steady state linear
analysis. Once in frequency lock, any phase dif-
ference between the two inputs to the phase
detector cause a current output from the detector
during the phase error. While either the +50
µA or
the -50
µA current source may be turned on, the
average current flow is:
CS5317
DS27F4
11


유사한 부품 번호 - CS5317-KP

제조업체부품명데이터시트상세설명
logo
Sumida Corporation
CS53 SUMIDA-CS53 Datasheet
155Kb / 2P
   RF COILS < SMD Type: CS Series>
logo
Fuji Electric
CS53-16A FUJI-CS53-16A Datasheet
32Kb / 2P
   Fast Recovery High Voltage Silicon Rectifiers
CS53-18A FUJI-CS53-18A Datasheet
32Kb / 2P
   Fast Recovery High Voltage Silicon Rectifiers
CS53-20A FUJI-CS53-20A Datasheet
32Kb / 2P
   Fast Recovery High Voltage Silicon Rectifiers
logo
ON Semiconductor
CS5301 ONSEMI-CS5301 Datasheet
165Kb / 20P
   Three-Phase Buck Controller with Integrated Gate Drivers and Power Good
October, 2002 ??Rev. 11
More results

유사한 설명 - CS5317-KP

제조업체부품명데이터시트상세설명
logo
Maxwell Technologies
5102ALP MAXWELL-5102ALP Datasheet
248Kb / 14P
   16-Bit, 20 KHz A/D Converter
logo
Cirrus Logic
CS4361 CIRRUS-CS4361 Datasheet
671Kb / 23P
   20-pin, 24-bit, 192 kHz, 6-channel D/A Converter
CS4361 CIRRUS-CS4361_08 Datasheet
703Kb / 24P
   20-Pin, 24-Bit, 192 kHz, 6-Channel D/A Converter
logo
Analog Devices
AD7703 AD-AD7703_17 Datasheet
453Kb / 17P
   20-Bit A/D Converter
AD7703 AD-AD7703_15 Datasheet
458Kb / 16P
   20-Bit A/D Converter
Rev. E
logo
Sanyo Semicon Device
LC7880M SANYO-LC7880M Datasheet
228Kb / 6P
   16 bit D/A CONVERTER
LC78866V SANYO-LC78866V Datasheet
138Kb / 6P
   16-bit A/D Converter?
logo
Cirrus Logic
CS5501-AP CIRRUS-CS5501-AP Datasheet
520Kb / 54P
   Low-Cost, 16 & 20-Bit Measurement A/D Converter
logo
Sanyo Semicon Device
LC78865M SANYO-LC78865M Datasheet
119Kb / 6P
   16-bit A/D Converter
logo
Analog Devices
AD7701 AD-AD7701_15 Datasheet
301Kb / 20P
   16-Bit A/D Converter
Rev. E
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com