전자부품 데이터시트 검색엔진 |
|
CS5351-BS 데이터시트(PDF) 7 Page - Cirrus Logic |
|
CS5351-BS 데이터시트(HTML) 7 Page - Cirrus Logic |
7 / 24 page CS5351 DS565PP2 7 3.2.1 Master Mode In Master mode, LRCK and SCLK operate as outputs. The left/right and serial clocks are internally derived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as shown in Figure 2. Refer to Table 2 for common master clock frequencies ÷ 128 ÷ 256 ÷ 64 M0 M1 LRCK Output (Equal to Fs) Single Speed Quad Speed Double Speed 00 01 10 ÷ 2 ÷ 4 ÷ 1 SCLK Output Single Speed Quad Speed Double Speed 00 01 10 ÷ 2 ÷ 1 0 1 MCLK MDIV Figure 2. CS5351 Master Mode Clocking SAMPLE RATE (kHz) MDIV = 0 MCLK (MHz) MDIV = 1 MCLK (MHz) 32 8.192 16.384 44.1 11.2896 22.5792 48 12.288 24.576 64 8.192 16.384 88.2 11.2896 22.5792 96 12.288 24.576 176.4 11.2896 22.5792 192 12.288 24.576 Table 2. CS5351 Common Master Clock Frequencies |
유사한 부품 번호 - CS5351-BS |
|
유사한 설명 - CS5351-BS |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |