전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TSB81BA3EIPFP 데이터시트(PDF) 10 Page - Texas Instruments

Click here to check the latest version.
부품명 TSB81BA3EIPFP
상세설명  IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TSB81BA3EIPFP 데이터시트(HTML) 10 Page - Texas Instruments

Back Button TSB81BA3EIPFP Datasheet HTML 6Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 7Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 8Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 9Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 10Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 11Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 12Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 13Page - Texas Instruments TSB81BA3EIPFP Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 58 page
background image
TSB81BA3E
SLLS783A – MAY 2009 – REVISED MAY 2010
www.ti.com
TERMINAL FUNCTIONS (continued)
TERMINAL
PFP
ZAJ
DESCRIPTION
PACKAGE
PACKAGE
NAME
TYPE
NO.
NO.
I/O
Link power status input. This terminal monitors the active/power status of
the link-layer controller (LLC) and controls the state of the PHY-LLC
interface. This terminal must be connected to either the VDD supplying the
LLC through an approximately 1-k
Ω resistor or to a pulsed output that is
active when the LLC is powered. A pulsed signal must be used when an
isolation barrier exists between the LLC and PHY (see Figure 8).
The LPS input is considered inactive if it is sampled low by the PHY for
more than an LPS_RESET time (~2.6 ms), and is considered active
otherwise (that is, asserted steady high or an oscillating signal with a low
time less than 2.6 ms). The LPS input must be high for at least 22 ns to be
observed as high by the PHY.
LPS
CMOS
80
D3
I
When the TSB81BA3E detects that the LPS input is inactive, it places the
PHY-LLC interface into a low-power reset state. In the reset state, the CTL
(CTL0 and CTL1) and D (D0 to D7) outputs are held in the logic 0 state and
the LREQ input is ignored; however, the PCLK output remains active. If the
LPS input remains low for more than an LPS_DISABLE time (~26 ms), then
the PHY-LLC interface is put into a low-power disabled state in which the
PCLK output is also held inactive.
The LLC state that is communicated in the self-ID packet is considered
active only if both the LPS input is active and the LCtrl register bit is set to
1. The LLC state that is communicated in the self-ID packet is considered
inactive if either the LPS input is inactive or the LCtrl register bit is cleared
to 0.
LLC request input. The LLC uses this input to initiate a service request to
LREQ
CMOS
3
E1
I
the TSB81BA3E. A bus holder is built into this terminal.
Power class programming inputs. On hardware reset, these inputs set the
PC0
66
C11
default value of the power class indicated during self-ID. Programming is
PC1
CMOS
67
A9
I
done by tying the terminals high through a 1-k
Ω or smaller resistor or by
PC2
68
B8
tying directly to ground through a 1-k
Ω or smaller resistor. Bus holders are
built into these terminals.
PHY clock. Provides a 98.304-MHz clock signal, synchronized with data
transfers, to the LLC when the PHY-link interface is operating in the 1394b
PCLK
CMOS
5
F2
O
mode (BMODE asserted). PCLK output provides a 49.152-MHz clock
signal, synchronized with data transfers, to the LLC when the PHY-link
interface is in legacy 1394a-2000 (BMODE input deasserted).
Power-down input. A high on this terminal turns off all internal circuitry
except the cable-active monitor circuits, which control the CNA output.
PD
CMOS
77
B3
I
Asserting the PD input high also activates an internal pulldown on the
RESET terminal to force a reset of the internal control logic.
PHY interrupt. The PHY uses this output to serially transfer status and
PINT
CMOS
1
E3
O
interrupt information to the link when PHY-link interface is in the 1394b
mode. A bus holder is built into this terminal.
PLL circuit ground terminals. These terminals must be tied together to the
PLLGND
Supply
25, 28
F8, N4
low-impedance circuit board ground plane.
PLL core circuit power terminals. A combination of high-frequency
decoupling capacitors near each terminal is suggested, such as paralleled
PLLVDD-
0.1 mF and 0.001 mF. An additional 1-mF capacitor is required for voltage
Supply
29, 30
N6
CORE
regulation. The PLLVDD-CORE terminals must be separate from the
DVDD-CORE terminals. These supply terminals are separated from the
DVDD-CORE, DVDD-3.
10
Submit Documentation Feedback
Copyright © 2009–2010, Texas Instruments Incorporated
Product Folder Link(s): TSB81BA3E


유사한 부품 번호 - TSB81BA3EIPFP

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TSB81BA3EIPFP TI-TSB81BA3EIPFP Datasheet
610Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
More results

유사한 설명 - TSB81BA3EIPFP

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TSB81BA3IPFPEP TI1-TSB81BA3IPFPEP Datasheet
711Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3B TI-TSB41BA3B Datasheet
1Mb / 67P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3 TI-TSB81BA3 Datasheet
810Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3A TI1-TSB41BA3A_16 Datasheet
222Kb / 11P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3D TI-TSB41BA3D Datasheet
875Kb / 59P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3D TI1-TSB41BA3D_14 Datasheet
754Kb / 60P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3A-EP TI1-TSB41BA3A-EP_14 Datasheet
768Kb / 69P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41BA3B-EP TI1-TSB41BA3B-EP Datasheet
1,023Kb / 67P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER  
TSB81BA3D TI1-TSB81BA3D_12 Datasheet
682Kb / 61P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3E TI-TSB81BA3E Datasheet
887Kb / 57P
[Old version datasheet]   IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB81BA3-EP TI-TSB81BA3-EP Datasheet
764Kb / 56P
[Old version datasheet]   IEEE 1394B THREE-PORT CABLE TRANSCEIVER/ARBITER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com