전자부품 데이터시트 검색엔진 |
|
MC-4R96CEE6C-845 데이터시트(PDF) 5 Page - NEC |
|
MC-4R96CEE6C-845 데이터시트(HTML) 5 Page - NEC |
5 / 16 page Preliminary Data Sheet M14538EJ1V1DS00 5 MC-4R96CEE6B, 4R96CEE6C Module Connector Pad Description (1/2) Signal I/O Type Description GND — — Ground reference for RDRAM core and interface. 72 PCB connector pads. LCFM I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. LCFMN I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. LCMD I VCMOS Serial Command used to read from and write to the control registers. Also used for power management. LCOL4..LCOL0 I RSL Column bus. 5-bit bus containing control and address information for column accesses. LCTM I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. LCTMN I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. LDQA8..LDQA0 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQA8 is non-functional on modules with x16 RDRAM devices. LDQB8..LDQB0 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. LDQB8 is non-functional on modules with x16 RDRAM devices. LROW2..LROW0 I RSL Row bus. 3-bit bus containing control and address information for row accesses. LSCK I VCMOS Serial clock input. Clock source used to read from and write to the RDRAM control registers. NC — — These pads are not connected. These 24 connector pads are reserved for future use. RCFM I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Positive polarity. RCFMN I RSL Clock from master. Interface clock used for receiving RSL signals from the Channel. Negative polarity. RCMD I VCMOS Serial Command Input used to read from and write to the control registers. Also used for power management. RCOL4..RCOL0 I RSL Column bus. 5-bit bus containing control and address information for column accesses. RCTM I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Positive polarity. RCTMN I RSL Clock to master. Interface clock used for transmitting RSL signals to the Channel. Negative polarity. RDQA8..RDQA0 I/O RSL Data bus A. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQA8 is non-functional on modules with x16 RDRAM devices. RDQB8..RDQB0 I/O RSL Data bus B. A 9-bit bus carrying a byte of read or write data between the Channel and the RDRAM. RDQB8 is non-functional on modules with x16 RDRAM devices. RROW2..RROW0 I RSL Row bus. 3-bit bus containing control and address information for row accesses. |
유사한 부품 번호 - MC-4R96CEE6C-845 |
|
유사한 설명 - MC-4R96CEE6C-845 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |