전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

HDMP-1012 데이터시트(HTML) 17 Page - Agilent(Hewlett-Packard)

부품명 HDMP-1012
상세내용  4Low Cost Gigabit Rate Transmit/Receive Chip Set
Download  42 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  HP [Agilent(Hewlett-Packard)]
홈페이지  http://www.home.agilent.com
Logo 

HDMP-1012 데이터시트(HTML) 17 Page - Agilent(Hewlett-Packard)

Zoom Inzoom in Zoom Outzoom out
/ 42 page
 17 / 42 page
background image
589
Tx I/O Definition (cont’d.)
Name
Pin
Type
Signal
INV
25
O-ECL
Invert Signal: A high value of INV implies that the current frame is
being sent inverted to maintain long-term DC balance. With a buffer,
or pulled down with a 1K resistor to VEE and ac coupled, this signal
is useful as an aid to analyzing the serial output stream with an
oscilloscope.
LOCKED
75
O-ECL
Loop In-lock Indication: This signal indicates the lock status of the
Tx PLL. A high value indicates lock. This signal is normally connected
to the SMTRST1 reset input of the Rx state machine to force the link
into the start-up state until the Tx PLL has locked. This signal may
give multiple false-lock indications during the acquisition process, so
should be debounced if it is used for any other purpose than to drive
the Rx chip.
LOOPEN
16
I-ECL
Loop Back Control: Input which controls whether the DOUT,
DOUT*, or the LOUT, LOUT* outputs are currently enabled. If active,
LOUT, LOUT* are enabled. The unused output is powered down to
reduce dissipation.
LOUT
14
O-BLL
Loop Back Serial Data Output: Output used when LOOPEN is
LOUT*
15
active. Typically this output will be used to drive the LIN, LIN* inputs
of the Rx chip.
M20SEL
73
I-ECL
16 or 20 Bit Word Select: When this signal is high, the link operates
in 20 Bit data transmission mode. Otherwise, the link operates in
16 Bit mode.
MDFSEL
74
I-ECL
Select Double Frame Mode: When this signal is high, the PLL
expects a 1/2 speed parallel clock at STRBIN. The chip then internally
multiplies this clock and produces a full-rate parallel clock at
STRBOUT. Note that the phase relationship of STRBIN to STRBOUT
and the sampling point change with asserting MDFSEL, as shown in
the Tx timing diagram. This feature is provided so that either a 40 bit
or 32 bit word can be easily transmitted as two 20, or two 16 bit
words. When MDFSEL is low, the PLL expects a full-rate parallel
clock at STRBIN.
RFD
65
O-ECL
Ready for Data: Output to tell the user the Link is ready to
transmit data. This pin is a retimed version of the ED input, which is
driven by the Rx chip state machine controller.
RST*
34
I-ECL
Chip Reset: This active-low pin initializes the internal chip registers.
It should be asserted during power up for a minimum of 5 parallel-
rate clock cycles to ensure a complete reset.
STRBIN
8
I-H50
Data Clock Input: When EHCLKSEL is low, this input is phase
STRBIN*
9
locked and multiplied to generate the high speed serial clock. The chip
expects a clock frequency which is equal to the input frame rate if
MDFSEL (double frame mode) is low, and 1/2 the frame rate if
MDFSEL is high. When EHCLKSEL is high, the PLL is bypassed,
and STRBIN directly becomes the high speed serial clock. Refer to
the Tx Timing diagram for the phase relationship between STRBIN,
data and STRBOUT.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42 


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn