전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD669 데이터시트(PDF) 9 Page - Analog Devices

부품명 AD669
상세설명  Monolithic 16-Bit DACPORT
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD669 데이터시트(HTML) 9 Page - Analog Devices

Back Button AD669_15 Datasheet HTML 4Page - Analog Devices AD669_15 Datasheet HTML 5Page - Analog Devices AD669_15 Datasheet HTML 6Page - Analog Devices AD669_15 Datasheet HTML 7Page - Analog Devices AD669_15 Datasheet HTML 8Page - Analog Devices AD669_15 Datasheet HTML 9Page - Analog Devices AD669_15 Datasheet HTML 10Page - Analog Devices AD669_15 Datasheet HTML 11Page - Analog Devices AD669_15 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 9 / 12 page
background image
AD669
REV. A
–9–
Unipolar coding is straight binary, where all zeros (0000H) on
the data inputs yields a zero analog output and all ones
(FFFFH) yields an analog output 1 LSB below full scale.
Bipolar coding is offset binary, where an input code of 0000H
yields a minus full-scale output, an input of FFFFH yields an
output 1 LSB below positive full scale, and zero occurs for an
input code with only the MSB on (8000H).
The AD669 can be used with twos complement input coding if
an inverter is used on the MSB (DB15).
DIGITAL INPUT CONSIDERATIONS
The threshold of the digital input circuitry is set at 1.4 volts.
The input lines can thus interface with any type of 5 volt logic.
The AD669 data and control inputs will float to indeterminate
logic states if left open. It is important that CS and L1 be con-
nected to DGND and Chat LDAC be tied to VLL if these pins
are not used.
Fanout for the AD669 is 40 when used with a standard low
power Schottky gate output device.
16-BIT MICROPROCESSOR INTERFACE
The 16-bit parallel registers of the AD669 allow direct interfac-
ing to 16-bit general purpose and DSP microprocessor buses.
The following examples illustrate typical AD669 interface
configurations.
AD669 TO ADSP-2101 INTERFACE
The flexible interface of the AD669 minimizes the required
“glue” logic when it is connected in configurations such as the
one shown in Figure 8. The AD669 is mapped into the ADSP-
2101’s memory space and requires two wait states using a 12.5
MHz processor clock.
In this configuration, the ADSP-2101 is set up to use the inter-
nal timer to interrupt the processor at the desired sample rate.
The WR pin and data lines D8–D23 from the ADSP-2101 are
tied directly to the L1 and DB0 through DB15 pins of the
AD669, respectively. The decoded signal CS1 is connected to
both CS and LDAC. When a timer interrupt is detected, the
ADSP-2101 automatically vectors to the appropriate service
routine with minimal overhead. The interrupt routine then in-
structs the processor to execute a data memory write to the ad-
dress of the AD669.
The WR pin and CS1 both go low causing the first 16-bit latch
inside the AD669 to be transparent. The data present in the first
rank is then latched by the rising edge of WR. The rising edge
of CS1 will cause the second rank 16-bit latch to become
transparent updating the output of the DAC. The length of
WR
is extended by two wait states to comply with the timing
requirements of tLOW shown in Figure 1b. It is important to
latch the data with the rising edge of WR rather than the decoded
CS1.
This is necessary to comply with the tDH specification of
the AD669.
A0
D8
ADSP-2101
DGND
+5V
DECODER
ADDRESS BUS
LDAC
AD669
DGND
DB0
DATA BUS
DMS
WR
CS1
CS
L1
A13
DB15
D23
V
LL
V
LL
V
OUT
a. ADSP-2101 to AD669 Interface
A13
A12
A11
DMS
CS1
b. Typical Address Decoder
Figure 8. ADSP-2101 to AD669 Interface
Figure 8b shows the circuitry a typical decoder might include.
In this case, a data memory write to any address in the range
3000H to 3400H will result in the AD669 being updated. These
decoders will vary greatly depending on the number of devices
memory-mapped by the processor.
AD669 TO DSP56001 INTERFACE
Figure 9 shows the interface between the AD669 and the
DSP56001. Like the ADSP-2101, the AD669 is mapped into
the DSP56001’s memory space. This application was tested
with a processor clock of 20.48 MHz (tCYC = 97.66 ns) although
faster rates are possible.
An external clock connected to the IRQA pin of the DSP56001
interrupts the processor at the desired sample rate. If ac perfor-
mance is important, this clock should be synchronous with the
DSP56001 processor clock. Asynchronous clocks will cause jit-
ter on the latch signal due to the uncertainty associated with the
acknowledgment of the interrupt. A synchronous clock is easily
generated by dividing down the clock from the DSP crystal. If
ac performance is not important, it is not necessary for IRQA to
be synchronous.
After the interrupt is acknowledged, the interrupt routine ini-
tiates a memory write cycle. All of the AD669 control inputs are


유사한 부품 번호 - AD669_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD669/883B AD-AD669/883B Datasheet
460Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669883B AD-AD669883B Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669883B AD-AD669883B Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669883B AD-AD669883B Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669AN AD-AD669AN Datasheet
460Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
More results

유사한 설명 - AD669_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD669BRZ AD-AD669BRZ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669SQ AD-AD669SQ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669 AD-AD669 Datasheet
460Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669ANZ AD-AD669ANZ Datasheet
324Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD669ARZ AD-AD669ARZ Datasheet
426Kb / 12P
   Monolithic 16-Bit DACPORT
REV. A
AD660 AD-AD660_08 Datasheet
337Kb / 20P
   Monolithic 16-Bit Serial/Byte DACPORT
REV. B
AD660 AD-AD660 Datasheet
426Kb / 12P
   Monolithic 16-Bit Serial/Byte DACPORT
REV. A
AD660 AD-AD660_17 Datasheet
351Kb / 21P
   Monolithic 16-Bit Serial/Byte DACPORT
AD75089 AD-AD75089 Datasheet
387Kb / 8P
   MONOLITHIC OCTAL 12-BIT DACPORT
REV. 0
AD766 AD-AD766_15 Datasheet
313Kb / 8P
   16-Bit DSP DACPORT
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com