전자부품 데이터시트 검색엔진 |
|
ILC5062AM-28 데이터시트(PDF) 3 Page - Impala Linear Corporation |
|
ILC5062AM-28 데이터시트(HTML) 3 Page - Impala Linear Corporation |
3 / 6 page The following designators 1~6 refer to the timing diagram below. 1. While the input voltage (VIN) is higher than the detect voltage (VDF), the output voltage at VOUT pin equals the input voltage at VIN pin. 2. When the input VIN voltage falls lower than VDF, VOUT drops near ground voltage. 3. If the input voltage decreases below the minimum operat- ing voltage (VMIN), the VOUT output voltage will be undefined. 4. During an increase of the input voltage from the VSS voltage, VOUT is undefined at the voltage below VMIN. Exceeding the VMIN level, the ouput stays at the ground level (VSS) between the minimum operating voltage (VMIN) and the detect release voltage (VDR). 5. If the input voltage increases more than VDR, the output voltage at VOUT pin equals the input voltage at VIN pin. 6. The difference between VDR and VDF is the hysteresis in the system. 6 5 4 3 1 2 INPUT VOLTAGE (V IN) DETECT RELEASE VOLTAGE (V DR) DETECT FAIL VOLTAGE (V DF) MINIMUM OPERATING VOLTAGE (V MIN) GROUND VOLTAGE (V SS) OUTPUT VOLTAGE (V OUT) GROUND VOLTAGE (V SS) SOT-23 Power Supply reset Monitor With Complementary CMOS Output Impala Linear Corporation 3 (408) 574-3939 www.impalalinear.com June 1999 ILC5062 1.3 Functional Description Timing Diagram |
유사한 부품 번호 - ILC5062AM-28 |
|
유사한 설명 - ILC5062AM-28 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |