전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD82C59A-12 데이터시트(PDF) 11 Page - Intersil Corporation

부품명 CD82C59A-12
상세설명  CMOS Priority Interrupt Controller
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD82C59A-12 데이터시트(HTML) 11 Page - Intersil Corporation

Back Button CD82C59A-12 Datasheet HTML 7Page - Intersil Corporation CD82C59A-12 Datasheet HTML 8Page - Intersil Corporation CD82C59A-12 Datasheet HTML 9Page - Intersil Corporation CD82C59A-12 Datasheet HTML 10Page - Intersil Corporation CD82C59A-12 Datasheet HTML 11Page - Intersil Corporation CD82C59A-12 Datasheet HTML 12Page - Intersil Corporation CD82C59A-12 Datasheet HTML 13Page - Intersil Corporation CD82C59A-12 Datasheet HTML 14Page - Intersil Corporation CD82C59A-12 Datasheet HTML 15Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
4-11
End of Interrupt (EOI)
The In-Service (IS) bit can be reset either automatically fol-
lowing the trailing edge of the last in sequence INTA pulse
(when AEOI bit in lCW1 is set) or by a command word that
must be issued to the 82C59A before returning from a ser-
vice routine (EOI Command). An EOI command must be
issued twice if servicing a slave in the Cascade mode, once
for the master and once for the corresponding slave.
There are two forms of EOl command: Specific and Non-
Specific. When the 82C59A is operated in modes which pre-
serve the fully nested structure, it can determine which IS bit
to reset on EOI. When a Non-Specific command is issued
the 82C59A will automatically reset the highest IS bit of
those that are set, since in the fully nested mode the highest
IS level was necessarily the last level acknowledged and
serviced. A non-specific EOI can be issued with OCW2
(EOl = 1, SL = 0, R = 0).
When a mode is used which may disturb the fully nested
structure, the 82C59A may no longer be able to determine
the last level acknowledged. In this case a Specific End of
Interrupt must be issued which includes as part of the com-
mand the IS level to be reset. A specific EOl can be issued
with OCW2 (EOI = 1, SL = 1, R = 0, and L0 - L2 is the binary
level of the IS bit to be reset).
An lRR bit that is masked by an lMR bit will not be cleared by
a non-specific EOI if the 82C59A is in the Special Mask
Mode.
Automatic End of Interrupt (AEOI) Mode
If AEOI = 1 in lCW4, then the 82C59A will operate in AEOl
mode continuously until reprogrammed by lCW4. In this
mode the 82C59A will automatically perform a non-specific
EOI operation at the trailing edge of the last interrupt
acknowledge pulse (third pulse in 8080/85, second in
80C86/88/286). Note that from a system standpoint, this
mode should be used only when a nested multilevel interrupt
structure is not required within a single 82C59A.
Automatic Rotation (Equal Priority Devices)
In some applications there are a number of interrupting
devices of equal priority. In this mode a device, after being
serviced, receives the lowest priority, so a device requesting
an interrupt will have to wait, in the worst case until each of 7
other devices are serviced at most once. For example, if the
priority and “in service” status is:
Before Rotate (lR4 the highest priority requiring service)
After Rotate (lR4 was serviced, all other priorities rotated
correspondingly)
There are two ways to accomplish Automatic Rotation using
OCW2, the Rotation on Non-Specific EOI Command (R = 1,
SL = 0, EOI = 1) and the Rotate in Automatic EOI Mode
which is set by (R = 1, SL = 0, EOI = 0) and cleared by
(R = 0, SL = 0, EOl = 0).
Specific Rotation (Specific Priority)
The programmer can change priorities by programming the
lowest priority and thus, fixing all other priorities; i.e., if IR5 is
programmed as the lowest priority device, then IR6 will have
the highest one.
The Set Priority command is issued in OCW2 where: R = 1,
SL = 1, L0 - L2 is the binary priority level code of the lowest
priority device.
Observe that in this mode internal status is updated by soft-
ware control during OCW2. However, it is independent of the
End of Interrupt (EOI) command (also executed by OCW2).
Priority changes can be executed during an EOI command
by using the Rotate on Specific EOl command in OCW2
(R = 1, SL = 1, EOI = 1, and L0 - L2 = IR level to receive low-
est priority).
Interrupt Masks
Each Interrupt Request input can be masked individually by
the Interrupt Mask Register (IMR) programmed through
OCW1. Each bit in the lMR masks one interrupt channel if it
is set (1). Bit 0 masks IR0, Bit 1 masks IR1 and so forth.
Masking an IR channel does not affect the operation of other
channels.
Special Mask Mode
Some applications may require an interrupt service routine
to dynamically alter the system priority structure during its
execution under software control. For example, the routine
may wish to inhibit lower priority requests for a portion of its
execution but enable some of them for another portion.
The difficulty here is that if an Interrupt Request is acknowl-
edged and an End of Interrupt command did not reset its IS
bit (i.e., while executing a service routine), the 82C59A
would have inhibited all lower priority requests with no easy
way for the routine to enable them.
That is where the Special Mask Mode comes in. In the Spe-
cial Mask Mode, when a mask bit is set in OCW1, it inhibits
further interrupts at that level and enables interrupts from all
other levels (lower as well as higher) that are not masked.
Thus, any interrupts may be selectively enabled by loading
the mask register.
IS7
IS6
IS5
IS4
IS3
IS2
IS1
IS0
“IS” Status
0
1010000
Priority
Status
76543210
lowest
highest
IS7
IS6
IS5
IS4
IS3
IS2
IS1
IS0
“IS” Status
01000000
Priority
Status
21076543
highest
lowest
82C59A


유사한 부품 번호 - CD82C59A-12

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
CD82C50A-5 INTERSIL-CD82C50A-5 Datasheet
101Kb / 21P
   CMOS Asynchronous Communications Element
March 1997
CD82C54 INTERSIL-CD82C54 Datasheet
142Kb / 17P
   CMOS Programmable Interval Timer
March 1997
CD82C54-10 INTERSIL-CD82C54-10 Datasheet
142Kb / 17P
   CMOS Programmable Interval Timer
March 1997
CD82C54-12 INTERSIL-CD82C54-12 Datasheet
142Kb / 17P
   CMOS Programmable Interval Timer
March 1997
CD82C55A INTERSIL-CD82C55A Datasheet
233Kb / 26P
   CMOS Programmable Peripheral Interface
June 1998
More results

유사한 설명 - CD82C59A-12

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
82C59A INTERSIL-82C59A_06 Datasheet
410Kb / 22P
   CMOS Priority Interrupt Controller
logo
Renesas Technology Corp
82C59A RENESAS-82C59A Datasheet
604Kb / 23P
   CMOS Priority Interrupt Controller
Sep 8, 2015
logo
Motorola, Inc
MC6828 MOTOROLA-MC6828 Datasheet
755Kb / 8P
   PRIORITY INTERRUPT CONTROLLER
logo
Intel Corporation
M8214 INTEL-M8214 Datasheet
212Kb / 2P
   PRIORITY INTERRUPT CONTROL UNIT
logo
List of Unclassifed Man...
USC68HC908 ETC1-USC68HC908 Datasheet
2Mb / 3P
   PROGRAMMABLE INTERRUPT CONTROLLER CMOS
logo
SyncMOS Technologies,In...
SM5953 SYNCMOS-SM5953 Datasheet
629Kb / 43P
   Six interrupt sources with two priority levels
logo
Megawin Technology Co.,...
MPC82E52 MEGAWIN-MPC82E52 Datasheet
2Mb / 144P
   Interrupt controller
MG86FE104 MEGAWIN-MG86FE104 Datasheet
3Mb / 134P
   Interrupt controller
MG74PG1A08 MEGAWIN-MG74PG1A08 Datasheet
1Mb / 127P
   Interrupt controller
logo
Fujitsu Component Limit...
MB89259A FUJITSU-MB89259A Datasheet
52Kb / 1P
   INTERRUPT CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com