전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CD4027BMS 데이터시트(PDF) 5 Page - Intersil Corporation

부품명 CD4027BMS
상세설명  CMOS Dual J-K Master-Slave Flip-Flop
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

CD4027BMS 데이터시트(HTML) 5 Page - Intersil Corporation

  CD4027BMS Datasheet HTML 1Page - Intersil Corporation CD4027BMS Datasheet HTML 2Page - Intersil Corporation CD4027BMS Datasheet HTML 3Page - Intersil Corporation CD4027BMS Datasheet HTML 4Page - Intersil Corporation CD4027BMS Datasheet HTML 5Page - Intersil Corporation CD4027BMS Datasheet HTML 6Page - Intersil Corporation CD4027BMS Datasheet HTML 7Page - Intersil Corporation CD4027BMS Datasheet HTML 8Page - Intersil Corporation  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
7-784
Specifications CD4027BMS
N Threshold Voltage
VNTH
VDD = 10V, ISS = -10
µA
1, 4
+25oC
-2.8
-0.2
V
N Threshold Voltage
Delta
∆VTN
VDD = 10V, ISS = -10
µA
1, 4
+25oC-
±1V
P Threshold Voltage
VTP
VSS = 0V, IDD = 10
µA
1, 4
+25oC
0.2
2.8
V
P Threshold Voltage
Delta
∆VTP
VSS = 0V, IDD = 10
µA
1, 4
+25oC-
±1V
Functional
F
VDD = 18V, VIN = VDD or GND
1
+25oC
VOH >
VDD/2
VOL <
VDD/2
V
VDD = 3V, VIN = VDD or GND
Propagation Delay Time
TPHL
TPLH
VDD = 5V
1, 2, 3, 4
+25oC
-
1.35 x
+25oC
Limit
ns
NOTES: 1. All voltages referenced to device GND.
2. CL = 50pF, RL = 200K, Input TR, TF < 20ns.
3. See Table 2 for +25oC limit.
4. Read and Record
TABLE 5. BURN-IN AND LIFE TEST DELTA PARAMETERS +25OC
PARAMETER
SYMBOL
DELTA LIMIT
Supply Current - MSI-1
IDD
± 0.2µA
Output Current (Sink)
IOL5
± 20% x Pre-Test Reading
Output Current (Source)
IOH5A
± 20% x Pre-Test Reading
TABLE 6. APPLICABLE SUBGROUPS
CONFORMANCE GROUP
MIL-STD-883
METHOD
GROUP A SUBGROUPS
READ AND RECORD
Initial Test (Pre Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 1 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
Interim Test 2 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Interim Test 3 (Post Burn-In)
100% 5004
1, 7, 9
IDD, IOL5, IOH5A
PDA (Note 1)
100% 5004
1, 7, 9, Deltas
Final Test
100% 5004
2, 3, 8A, 8B, 10, 11
Group A
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11
Group B
Subgroup B-5
Sample 5005
1, 2, 3, 7, 8A, 8B, 9, 10, 11, Deltas
Subgroups 1, 2, 3, 9, 10, 11
Subgroup B-6
Sample 5005
1, 7, 9
Group D
Sample 5005
1, 2, 3, 8A, 8B, 9
Subgroups 1, 2 3
NOTE: 1. 5% Parameteric, 3% Functional; Cumulative for Static 1 and 2.
TABLE 7. TOTAL DOSE IRRADIATION
CONFORMANCE GROUPS
MIL-STD-883
METHOD
TEST
READ AND RECORD
PRE-IRRAD
POST-IRRAD
PRE-IRRAD
POST-IRRAD
Group E Subgroup 2
5005
1, 7, 9
Table 4
1, 9
Table 4
TABLE 4. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS
(Continued)
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX


유사한 부품 번호 - CD4027BMS

제조업체부품명데이터시트상세설명
logo
Renesas Technology Corp
CD4027BMS RENESAS-CD4027BMS Datasheet
337Kb / 8P
   CMOS Dual J-KMaster-Slave Flip-Flop
December 1992
More results

유사한 설명 - CD4027BMS

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD4027B TI1-CD4027B_15 Datasheet
1Mb / 27P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
CD4027B TI-CD4027B_07 Datasheet
676Kb / 14P
[Old version datasheet]   CMOS Dual J-K Master-Slave Flip-Flop
logo
ON Semiconductor
MC10135 ONSEMI-MC10135_02 Datasheet
112Kb / 8P
   Dual J-K Master-Slave Flip-Flop
January, 2002 ??Rev. 7
logo
Toshiba Semiconductor
TC4027BP TOSHIBA-TC4027BP Datasheet
270Kb / 7P
   DUAL J-K MASTER-SLAVE FLIP FLOP
logo
Micro Electronics
MMC4027 MICRO-ELECTRONICS-MMC4027 Datasheet
113Kb / 4P
   DUAL J-K MASTER SLAVE FLIP FLOP
logo
ON Semiconductor
MC10H135 ONSEMI-MC10H135 Datasheet
97Kb / 3P
   Dual J-K Master-Slave Flip-Flop
REV 6
MC10135 ONSEMI-MC10135 Datasheet
110Kb / 5P
   Dual J-K Master-Slave Flip-Flop
1996 REV 5
logo
Toshiba Semiconductor
TC4027BP TOSHIBA-TC4027BP_07 Datasheet
329Kb / 9P
   Dual J-K Master-Slave Flip Flop
logo
STMicroelectronics
HCF4027B STMICROELECTRONICS-HCF4027B_02 Datasheet
218Kb / 9P
   DUAL J-K MASTER SLAVE FLIP-FLOP
HCC4027B STMICROELECTRONICS-HCC4027B Datasheet
286Kb / 12P
   DUAL-J-K MASTER-SLAVE FLIP-FLOP
More results


Html Pages

1 2 3 4 5 6 7 8


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com