전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD8322 데이터시트(PDF) 8 Page - Analog Devices

부품명 AD8322
상세설명  5 V CATV Line Driver Coarse Step Output Power Control
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD8322 데이터시트(HTML) 8 Page - Analog Devices

Back Button AD8322_15 Datasheet HTML 4Page - Analog Devices AD8322_15 Datasheet HTML 5Page - Analog Devices AD8322_15 Datasheet HTML 6Page - Analog Devices AD8322_15 Datasheet HTML 7Page - Analog Devices AD8322_15 Datasheet HTML 8Page - Analog Devices AD8322_15 Datasheet HTML 9Page - Analog Devices AD8322_15 Datasheet HTML 10Page - Analog Devices AD8322_15 Datasheet HTML 11Page - Analog Devices AD8322_15 Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 16 page
background image
REV. 0
AD8322
–8–
Output Bias, Impedance, and Termination
The differential output pins VOUT+ and VOUT– are also biased to
a dc level of approximately VCC/2. Therefore, the outputs should
be ac-coupled before being applied to the load. This may be
accomplished by connecting 0.1
µF capacitors in series with the
outputs as shown in the typical applications circuit of Figure 6.
The differential output impedance of the AD8322 is internally
maintained at 75
Ω, regardless of whether the amplifier is in
forward transmit mode or reverse power-down mode, elimi-
nating the need for external back termination resistors. A 1:1
transformer (TOKO #617DB-A0070) is used to couple the
amplifier’s differential output to the coaxial cable while main-
taining a proper impedance match. If the output signal is being
evaluated on standard 50
Ω test equipment, a 75 Ω to 50 Ω
pad must be used to provide the test circuit with the correct
impedance match.
Power Supply Decoupling, Grounding, and Layout
Considerations
Careful attention to printed circuit board layout details will
prevent problems due to associated board parasitics. Proper RF
design technique is mandatory. The 5 V supply power should be
delivered to each of the VCC pins via a low impedance power bus
to ensure that each pin is at the same potential. The power bus
should be decoupled to ground with a 10
µF tantalum capacitor
located in close proximity to the AD8322. In addition to the
10
µF capacitor, each VCC pin should be individually decoupled
to ground with a 0.1
µF ceramic chip capacitor located as close
to the pin as possible. The pin labeled BYP (Pin 5) should also
be decoupled with a 0.1
µF capacitor. The PCB should have a
low impedance ground plane covering all unused portions of the
component side of the board, except in the area of the input and
output traces (see Figure 11). It is important to connect all of
the AD8322 ground pins to ensure proper grounding of all
internal nodes. The differential input and output traces should
be kept as short and as symmetrical as possible. In addition, the
input and output traces should be kept far apart in order to
minimize coupling (crosstalk) through the board. Following these
guidelines will improve the overall performance of the AD8322
in all applications.
Initial Power-Up
When the 5 V supply is first applied to the VCC pins of the
AD8322, the gain setting of the amplifier is indeterminate.
Therefore, as power is first applied to the amplifier, the
PD pin
should be held low (Logic 0) thus preventing forward signal
transmission. After power has been applied to the amplifier, the
gain can be set to the desired level by following the procedure in
the SPI Programming and Gain Adjustment section. The
PD pin
can then be brought from Logic 0 to 1, enabling forward signal
transmission at the desired gain level.
Asynchronous Power-Down
The asynchronous
PD pin is used to place the AD8322 into
“Between Burst” mode while maintaining a differential output
impedance of 75
Ω. Applying a Logic 0 to the PD pin activates
the on-chip reverse amplifier, providing a 52% reduction in con-
sumed power. The supply current is reduced from approximately
113 mA to approximately 54 mA. In this mode of operation,
between burst noise is minimized and the amplifier can no longer
transmit in the upstream direction.
Distortion, Adjacent Channel Power, and DOCSIS
In order to deliver 58 dBmV of high-fidelity output power
required by DOCSIS, the PA should be able to deliver about
60 to 61 dBmV in order to make up for losses associated with the
transformer and diplexer. It should be noted that the AD8322
was characterized with the TOKO 617DB-A0070 transformer.
TPC 7 and TPC 8 show the AD8322 second and third harmonic
distortion performance versus fundamental frequency for vari-
ous output power levels. These figures are useful for determining
the in-band harmonic levels from 5 MHz to 65 MHz. Harmonics
higher in frequency will be sharply attenuated by the low-pass
filter function of the diplexer. Another measure of signal integ-
rity is adjacent channel power or ACP. DOCSIS section 4.2.9.1.1
states, “Spurious emissions from a transmitted carrier may occur
SDATA
CLK
DATEN
GND1
BYP
VCC
PD
VCC1
VCC2
OUT–
GND2
GND3
GND4
GND5
GND12
VCC6
VIN–
VIN+
GND11
VCC5
GND10
VCC4
VCC3
OUT+
GND9
GND8
GND7
GND6
AD8322TSSOP
5V
PD
DATEN
SDATA
CLK
10 F
25V
0.1 F
0.1 F
0.1 F
0.1 F0.1 F
TOKO 617DB-A0070
TO DIPLEXER
ZIN = 75
0.1 F
0.1 F
0.1 F
0.1 F
0.1 F
432
VIN–
VIN+
ZIN = 150
28
1
2
3
4
5
6
7
8
9
10
11
12
13
14
27
26
25
24
23
22
21
20
19
18
17
16
15
0.1 F
0.1 F
Figure 6. Typical Applications Circuit


유사한 부품 번호 - AD8322_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8322-EVAL AD-AD8322-EVAL Datasheet
243Kb / 16P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
AD8322ARU AD-AD8322ARU Datasheet
243Kb / 16P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
AD8322ARU-REEL AD-AD8322ARU-REEL Datasheet
243Kb / 16P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
More results

유사한 설명 - AD8322_15

제조업체부품명데이터시트상세설명
logo
Analog Devices
AD8322 AD-AD8322 Datasheet
243Kb / 16P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
AD8327 AD-AD8327 Datasheet
307Kb / 20P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
AD8327 AD-AD8327_15 Datasheet
885Kb / 20P
   5 V CATV Line Driver Coarse Step Output Power Control
REV. 0
AD8323 AD-AD8323 Datasheet
277Kb / 16P
   5 V CATV Line Driver Fine Step Output Power Control
REV. 0
AD8325 AD-AD8325 Datasheet
304Kb / 16P
   5 V CATV Line Driver Fine Step Output Power Control
REV. 0
AD8325 AD-AD8325_05 Datasheet
736Kb / 16P
   5 V CATV Line Driver Fine Step Output Power Control
REV. A
AD8323 AD-AD8323_15 Datasheet
715Kb / 16P
   5 V CATV Line Driver Fine Step Output Power Control
REV. 0
AD8326 AD-AD8326 Datasheet
475Kb / 24P
   High Output Power Programmable CATV Line Driver
REV. 0
AD8326 AD-AD8326_15 Datasheet
1Mb / 24P
   High Output Power Programmable CATV Line Driver
REV. 0
AD8321ARZ AD-AD8321ARZ Datasheet
593Kb / 20P
   Gain Programmable CATV Line DRiver
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com