전자부품 데이터시트 검색엔진 |
|
AD9260 데이터시트(PDF) 10 Page - Analog Devices |
|
AD9260 데이터시트(HTML) 10 Page - Analog Devices |
10 / 44 page AD9260 Rev. C | Page 10 of 44 INPUT CLOCK RESET DAV tRES-DAV tCLK-DAV Figure 9. RESET Timing Diagram SWITCHING SPECIFICATIONS AVDD = +5 V, DVDD = +5 V, CL = 20 pF, TMIN to TMAX unless otherwise noted. Table 9. Parameters Symbol AD9260 Unit Clock Period tC 50 ns min Data Available (DAV) Period tDAV tC ×Mode ns min Data Invalid tDI 40% tDAV ns max Data Set-Up Time tDS tDAV –tH –tDI ns min Clock Pulse-Width High tCH 22.5 ns min Clock Pulse-Width Low tCL 22.5 ns min Data Hold Time tH 3.5 ns min RESET to DAV Delay tRES–DAV 10 ns typ CLOCK to DAV Delay tCLK–DAV 15 ns typ Three-State Output Disable Time tOD 8 ns typ Three-State Output Enable Time tOE 45 ns typ |
유사한 부품 번호 - AD9260_15 |
|
유사한 설명 - AD9260_15 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |