전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC39J82 데이터시트(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
부품명 DAC39J82
상세설명  Resolution: 16-Bit
Download  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DAC39J82 데이터시트(HTML) 5 Page - Texas Instruments

  DAC39J82 Datasheet HTML 1Page - Texas Instruments DAC39J82 Datasheet HTML 2Page - Texas Instruments DAC39J82 Datasheet HTML 3Page - Texas Instruments DAC39J82 Datasheet HTML 4Page - Texas Instruments DAC39J82 Datasheet HTML 5Page - Texas Instruments DAC39J82 Datasheet HTML 6Page - Texas Instruments DAC39J82 Datasheet HTML 7Page - Texas Instruments DAC39J82 Datasheet HTML 8Page - Texas Instruments DAC39J82 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 144 page
background image
DAC39J82
www.ti.com
SLASE47 – JANUARY 2015
Pin Functions (continued)
PIN
I/O
DESCRIPTION
NAME
NUMBER
CML SerDes interface lane 3 input, negative, expected to be AC coupled. It can be left open if
RX3N
M2
I
not used.
CML SerDes interface lane 4 input, positive, expected to be AC coupled. It can be left open if
RX4P
F1
I
not used.
CML SerDes interface lane 4 input, negative, expected to be AC coupled. It can be left open if
RX4N
E1
I
not used.
CML SerDes interface lane 5 input, positive, expected to be AC coupled. It can be left open if
RX5P
C1
I
not used.
CML SerDes interface lane 5 input, negative, expected to be AC coupled. It can be left open if
RX5N
D1
I
not used.
CML SerDes interface lane 6 input, positive, expected to be AC coupled. It can be left open if
RX6P
B1
I
not used.
CML SerDes interface lane 6 input, negative, expected to be AC coupled. It can be left open if
RX6N
A1
I
not used.
CML SerDes interface lane 7 input, positive, expected to be AC coupled. It can be left open if
RX7P
A3
I
not used.
CML SerDes interface lane 7 input, negative, expected to be AC coupled. It can be left open if
RX7N
A2
I
not used.
LVPECL SYSREF positive input with Vcm = 0.5V. This positive/negative pair is captured with
the rising edge of DACCLKP/N. It is used for JESD204B Subclass 1 deterministic latency and
SYSREFP
A7
I
multiple DAC synchronization, which can be periodic or pulsed. If not used, it is self-biased with
100mV differential at Vcm = 0.5V.
SYSREFN
A6
I
LVPECL SYSREF negative input with Vcm = 0.5V. (See the SYSREFP description)
SCLK
L9
I
Serial interface clock. Internal pull-down. It can be left open if not used.
Active low serial data enable, always an input to the DAC39J82. Internal pull-up. It can be left
SDENB
M9
I
open if not used.
Serial interface data. Bi-directional in 3-pin mode (default) and 4-pin mode. Internal pull-down.
SDIO
L10
I/O
It can be left open if not used.
Uni-directional serial interface data in 4-pin mode. The SDO pin is tri-stated in 3-pin interface
SDO
M10
O
mode (default). It can be left open if not used.
Active high asynchronous hardware power-down input. Internal pull-down. It can be left open if
SLEEP
M8
I
not used.
SYNCBP
B7
O
Synchronization request to transmitter, LVDS positive output. It can be left open if not used.
SYNCBN
B6
O
Synchronization request to transmitter, LVDS negative output. It can be left open if not used.
Synchronization request to transmitter, CMOS output. Defaults to link 0, but can be
SYNC_N_AB
L6
O
programmable for any link. It can be left open if not used.
Synchronization request to transmitter, CMOS output. Defaults to link 1, but can be
SYNC_N_CD
L7
O
programmable for any link. It can be left open if not used.
TCLK
K4
I
JTAG test clock. It can be left open if not used.
TDI
L5
I
JTAG test data in. It can be left open if not used.
TDO
M5
O
JTAG test data out. It can be left open if not used.
TMS
L4
I
JTAG test mode select. It can be left open if not used.
JTAG test reset. Must be tied to GND to hold the JTAG state machine status reset if the JTAG
TRSTB
J3
I
port is not used.
To enable analog output data transmission, set sif_txenable in register config3 to “1” or pull
CMOS TXENABLE pin to high. Transmit enable active high input. Internal pull-down. To
TXENABLE
K5
I
disable analog output, set sif_txenable to “0” and pull CMOS TXENABLE pin to low. The DAC
output is forced to midscale. It can be left open if not used.
TESTMODE
K3
O
This pin is used for factory testing. Internal pull-down. It can be left open if not used.
D10, E10, H10,
VDDADAC33
I
Analog supply voltage. (3.3V)
J10,
VDDAPLL18
B10, B9
I
PLL analog supply voltage. (1.8V)
VDDAREF18
C10, K10
I
Analog reference supply voltage (1.8V)
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Links: DAC39J82


유사한 부품 번호 - DAC39J82

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC39J82 TI1-DAC39J82 Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82IAAV TI1-DAC39J82IAAV Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82IAAVR TI1-DAC39J82IAAVR Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
DAC39J82 TI1-DAC39J82_16 Datasheet
3Mb / 147P
[Old version datasheet]   Digital-to-Analog Converter
More results

유사한 설명 - DAC39J82

제조업체부품명데이터시트상세설명
logo
NXP Semiconductors
MPC5606E NXP-MPC5606E Datasheet
1Mb / 68P
   16-bit resolution, cascadeable counters
Rev. 3, 11/2019
logo
Analog Devices
ADDAC71 AD-ADDAC71_15 Datasheet
1Mb / 5P
   HIGH RESOLUTION 16 BIT D/A CONVERTERS
ADDAC72 AD-ADDAC72_15 Datasheet
1Mb / 5P
   HIGH RESOLUTION 16 BIT D/A CONVERTERS
ADADC71 AD-ADADC71_15 Datasheet
286Kb / 12P
   Complete, High Resolution 16-Bit A/D Converter
REV. C
ADADC71 AD-ADADC71 Datasheet
647Kb / 8P
   Complete, High Resolution 16-Bit A/D Converters
REV. A
logo
Texas Instruments
DAC56U TI1-DAC56U Datasheet
124Kb / 6P
[Old version datasheet]   Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
logo
Burr-Brown (TI)
DAC1600 BURR-BROWN-DAC1600 Datasheet
250Kb / 6P
   MONOLITHIC 16 BIT RESOLUTION DIGITAL - TO - ANALOG CONVERTER
logo
Analog Devices
AD2S1210-10 AD-AD2S1210-10 Datasheet
544Kb / 37P
   Variable Resolution, 10-Bit to 16-Bit R/D Converter
logo
Burr-Brown (TI)
DAC56 BURR-BROWN-DAC56 Datasheet
165Kb / 5P
   Monolithic 16-Bit Resolution DIGITAL-TO-ANALOG CONVERTER
logo
List of Unclassifed Man...
ZSSC3036 ETC2-ZSSC3036 Datasheet
1Mb / 49P
   Low-Power, High-Resolution 16-Bit Sensor Signal Conditioner
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com