전자부품 데이터시트 검색엔진 |
|
LS6501 데이터시트(PDF) 4 Page - LSI Computer Systems |
|
LS6501 데이터시트(HTML) 4 Page - LSI Computer Systems |
4 / 8 page PARAMETER SYMBOL MIN TYP MAX UNIT CONDITIONS OUTPUT DRIVE CURRENT: Triac (AC MODE) IO -40 - - mA With 3V Triac Gate Drive Relay (DC MODE) IO -10 - - mA With 1V Max. across the LS6501LP. TRIAC OUTPUT TIMING: Pulse Width TTPW 20 30 45 µs VDD = 8V, f = 60Hz and Delay from zero crossover TOD 1.00 1.2 1.32 ms 2.7V P-P AC input Delay difference between TODD - - 150 µs f = 60Hz zero crossovers AC INPUT IMPEDANCE ZAC 270 - - k Ω - LED OUTPUT: Sink Current ILS - - 8 mA VDD = 8V, Vo = .5V Max. Pulse Width TLPW .75 1 1.25 sec f = 60Hz. DUAL PULSE MODE: Time between pulse-pairs TR - - 5.125 sec - for motion recognition 6501LP-070601-4 + - AMP + - AMP + - COMP + - COMP 3 2 1 13 15 16 DIFF AMP 2 OUTPUT DIFF AMP 2 INPUT (-) DIFF AMP 1 OUTPUT DIFF AMP 1 INPUT (-) DIFF AMP 1 INPUT (+) 11 10 12 A/D CONVERTER OUTPUT DURATION TIMER DIGITAL FILTER CONTROL LOGIC DEAD TIME TIMER 1 SECOND PULSE GEN VREG 5 VOLT REGULATOR VREG OUTPUT BUFFER ZERO CROSS-OVER DETECT OSCILLATOR 14 8 6 9 7 5 4 TIMER CONTROL INPUT INHIBIT INPUT PULSE MODE SELECT INPUT DEAD TIME SELECT INPUT 5V REGULATOR OUTPUT VDD VSS LED OUTPUT TRIAC/RELAY OUTPUT AC INPUT OSCILLATOR INPUT FIGURE 2. LS6501LP BLOCK DIAGRAM VREG VREG VREG VREG INHIBIT COMPARATOR PULSE SELECT LOGIC WINDOW COMPARATOR |
유사한 부품 번호 - LS6501 |
|
유사한 설명 - LS6501 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |