전자부품 데이터시트 검색엔진 |
|
LS7266R1 데이터시트(PDF) 2 Page - LSI Computer Systems |
|
LS7266R1 데이터시트(HTML) 2 Page - LSI Computer Systems |
2 / 14 page 7 6 5 4 3 2 1 0 BT: Borrow Toggle flip-flop. Toggles every time CNTR underflows. CT: Carry toggle flip-flop. Toggles every time CNTR overflows. CPT: Compare toggle flip-flop. Toggles every time PR equals CNTR. S: Sign flag. Set to1 when CNTR underflows. Reset to 0 when CNTR overflows. FLAG E: Error flag. Set to 1 when excessive noise is present at the count inputs in quadrature mode. Irrelevant in non-quadrature mode. U/D: Up/Down flag. Set to 1 when counting up and reset to 0 when counting down. Not used. Always reset to 0. IDX: Index. Set to 1 when selected index input is at active level. 0 Filter Clock Prescalers: XPSC and YPSC Each PSC is an 8-bit programmable modulo-N down counter, driven by the FCK clock. The factor N is down loaded into a PSC from the associated PR low byte register PR0. The PSCs provide the ability to generate independent filter clock frequencies for each channel. The PSCs generate the internal filter clock, FCKn used to validate inputs XA, XB, YA, YB in the quadrature mode. Final filter clock frequency fFCKn = ( fFCK/(n+1) ) , where n = PSC = 0 to FFH. For proper counting in the quadrature mode, fFCKn ≥ 8fQA (or 8fQB), where fQA and fQB are the clock frequencies at inputs A and B. In non-quadrature mode filter clock is not needed and the FCK input (Pin 2), should be tied to VDD. 7266R1-111196-2 Flag Register: XFLAG and YFLAG The FLAG registers hold the status information of the CNTRs and can be read out on the data bus. The E bit of a FLAG register is set to 1 when the noise pulses at the quadrature inputs are wide enough to be validated by the input filter circuits. E = 1 indicates excessive noise at the inputs but not a definite count error. Once set, E can only be reset via the RLD. 7 6 5 4 3 2 1 0 0: NOP 0 1 0 RLD 1: Reset BP 0 0 1 0 1 1 0 0 : Select the RLD addressed by X/Y input 1 : Select both XRLD and YRLD together (Note: D7 = 1 overrides X/Y input) : Select RLD : NOP : Reset CNTR : Reset BT, CT, CPT,S : Reset E 0 0 1 0 0 1 1 1 : NOP : Transfer PR to CNTR (Note: All 24-bits are transferred in parallel) : Transfer CNTR to OL (Note: All 24-bits are transferred in parallel) : Transfer PR0 to PSC Reset and Load Signal Decoders: XRLD and YRLD Following functions can be performed by writing a control byte into an RLD: Transfer PR to CNTR, Transfer CNTR to OL, reset CNTR, reset FLAG and reset BP . : |
유사한 부품 번호 - LS7266R1 |
|
유사한 설명 - LS7266R1 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |