전자부품 데이터시트 검색엔진 |
|
STC5425 데이터시트(PDF) 1 Page - Connor-Winfield Corporation |
|
STC5425 데이터시트(HTML) 1 Page - Connor-Winfield Corporation |
1 / 48 page Page 1 of 48 TM113 Rev: P1.3 Date: September 20, 2011 © Copyright the Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice STC5425 Line Card Clock Functional Specification Data sheet Preliminary Figure 1:Functional Block Diagram Description The RoHS 6/6 compliant STC5425 is a single chip clock synchronization solution for line card applica- tions in SDH, SONET, and Synchronous Ethernet network elements. The STC5425 accepts 5 clock reference inputs, 3 external frame sync inputs (EX_SYNC1, 2, 3) and generates 4 synchronized clock outputs. Synchro- nized outputs may be programmed for wide variety of frequencies from 1MHz up to 156.25MHz, in 1kHz steps. Reference inputs are individually monitored for activity and quality. Reference selection may be auto- matic, manual, or hard-wired manual. The timing generator may operate in the Freerun, Synchronized, and Holdover. It includes a DSP- based PLL. Synchronized mode is external timing while freerun and holdover mode are self-timing. DSP-based PLL technology removes any external component except the oscillator. It provides excellent performance and reliability to STC5425. The STC5425 is clocked by an external oscillator, either a stable TCXO or XO, as required by applica- tion. Features - Suitable for SONET, SDH, and Synchronous Ethernet applications - Supports 4 different frequencies of external oscillator upon soft-reset: 10MHz, 12.8MHz, 19.2MHz, 20MHz - Provides three 2kHz or 8kHz external frame sync input - Accepts 5 clock reference inputs - Supports automatically frequency detection or manually acceptable frequency. Each reference input is monitored for activity and quality - Automatic, manual, and hard-wired manual reference selection - Outputs 4 synchronized clock outputs, including 2 frame pulse clocks - Frequency translation of input clock to a different local line card clock - 3 clock synthesizers generate frequencies - Phase-align locking or hit-less reference switching - Programmable loop bandwidth, from 13Hz to 100Hz - Programmable phase skew in synthesizer level - SPI bus interface - Single 3.3V operation - IEEE 1149.1 JTAG boundary scan - Available in TQFP64 package 5 Synth F 8kHz 2kHz EX_SYNC 1 Timing SPI Interface CLK1, LVPECL/LVDS CLK8K Ref Monitor CLK2K 3 LVCMOS + 2 LVPECL/LVDS/LVCMOS TCXO Generator SRCSW Synthesizer G1 Ref Clk Synthesizer G4 CLK2 EX_SYNC 2 EX_SYNC 3 XO |
유사한 부품 번호 - STC5425 |
|
유사한 설명 - STC5425 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |