 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ISL32603EFUZ 데이터시트(PDF) 9 Page - Intersil Corporation |
|
||||||||||||||||||||||||||||||
ISL32603EFUZ 데이터시트(HTML) 9 Page - Intersil Corporation |
|
|
9 / 23 page  ISL32600E, ISL32601E, ISL32602E, ISL32603E 9 FN7967.0 June 22, 2012 SWITCHING CHARACTERISTICS Maximum Data Rate fMAX (Figures 6, 7) VCC = 1.8V, RDIFF = ∞ Full 256 - - kbps VCC ≥ 3V, RDIFF = 54Ω Full 460 - - kbps Driver Differential Output Delay tDD CD = 50pF (Figure 4) VCC = 1.8V, RDIFF = ∞ Full - 750 2600 ns VCC ≥ 3V, RDIFF = 54Ω Full - 350 1500 ns Driver Differential Output Skew tSKEW CD = 50pF (Figure 4) VCC = 1.8V, RDIFF = ∞ Full - 120 220 ns VCC ≥ 3V, RDIFF = 54Ω Full - 2 100 ns Driver Differential Rise or Fall Time tR, tF CD = 50pF (Figure 4) VCC = 1.8V, RDIFF = ∞ Full 150 1700 4500 ns VCC ≥ 3V, RDIFF = 54Ω Full 200 400 900 ns Driver Enable to Output High tZH RL = 1kΩ, CL = 50pF, SW = GND (Figure 5), (Note 9) Full - - 3000 ns Driver Enable to Output Low tZL RL = 1kΩ, CL = 50pF, SW = VCC (Figure 5), (Note 9) Full - - 3000 ns Driver Disable from Output High tHZ RL = 1kΩ, CL = 50pF, SW = GND (Figure 5) Full - - 250 ns Driver Disable from Output Low tLZ RL = 1kΩ, CL = 50pF, SW = VCC (Figure 5) Full - - 250 ns Driver Enable from Shutdown to Output High tZH(SHDN) RL = 1kΩ, CL = 50pF, SW = GND (Figure 5), (Notes 11, 12) Full - - 3000 ns Driver Enable from Shutdown to Output Low tZL(SHDN) RL = 1kΩ, CL = 50pF, SW = VCC (Figure 5), (Notes 11, 12) Full - - 3000 ns Time to Shutdown tSHDN (Note 11) Full 50 500 1200 ns Receiver Input to Output Delay tPLH, tPHL (Figure 7) Full - 180 1000 ns Receiver Skew | tPLH - tPHL |tSKD (Figure 7) Full - 35 250 ns Receiver Enable to Output High tZH RL = 1kΩ, CL = 15pF, SW = GND (Figure 8), (Note 10) Full - - 100 ns Receiver Enable to Output Low tZL RL = 1kΩ, CL = 15pF, SW = VCC (Figure 8), (Note 10) Full - - 100 ns Receiver Disable from Output High tHZ RL = 1kΩ, CL = 15pF, SW = GND (Figure 8) Full - - 75 ns Receiver Disable from Output Low tLZ RL = 1kΩ, CL = 15pF, SW = VCC (Figure 8) Full - - 75 ns Receiver Enable from Shutdown to Output High tZH(SHDN) RL = 1kΩ, CL = 15pF, SW = GND (Figure 8), (Notes 11, 13) Full - - 5500 ns Receiver Enable from Shutdown to Output Low tZL(SHDN) RL = 1kΩ, CL = 15pF, SW = VCC (Figure 8), (Notes 11, 13) Full - - 5500 ns Electrical Specifications ISL32602E, ISL32603E: Test Conditions: VCC = 1.8V to 3.6V; Typicals are at VCC = 1.8V, TA = +25°C; Unless Otherwise Specified. Boldface limits apply over the operating temperature range. (Note 6) (Continued) PARAMETER SYMBOL TEST CONDITIONS TEMP (°C) MIN (Note 15) TYP MAX (Note 15) UNITS |
유사한 부품 번호 - ISL32603EFUZ |
|
유사한 설명 - ISL32603EFUZ |
|
|
|
링크 URL |
| 개인정보취급방침 |
| ALLDATASHEET.CO.KR |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
