전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ISL33003IRTZ 데이터시트(PDF) 9 Page - Intersil Corporation

부품명 ISL33003IRTZ
상세설명  I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  INTERSIL [Intersil Corporation]
홈페이지  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

ISL33003IRTZ 데이터시트(HTML) 9 Page - Intersil Corporation

Back Button ISL33003IRTZ Datasheet HTML 5Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 6Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 7Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 8Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 9Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 10Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 11Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 12Page - Intersil Corporation ISL33003IRTZ Datasheet HTML 13Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 18 page
background image
ISL33001, ISL33002, ISL33003
9
FN7560.6
July 11, 2014
Submit Document Feedback
The pre-charge circuitry reduces system disturbance when the IC
is hot plugged into a live back plane that may have the bus
communicating with other devices.
Note: For The ISL33001 and ISL33003 with EN pins, the
pre-charge circuitry is active only after coming out of UVLO and
having the device enabled.
Connection Circuitry
Once a valid connection condition is met, the buffer is active and
the input stage of the SDA/SCL pins is controlled by external
drivers. The output of the buffer will follow the input of the buffer.
The directionality of the IN/OUT pins are not exclusive
(bi-directional operation) and functionally behave identical to
each other. Being a two channel buffer, the SDA and SCL pins
also behave identically. In addition, the SDA and SCL portions of
the buffer are independent from each other. The SDA pins can be
driven in one direction while the SCL pins can be driven opposite.
Refer to Figure 10 for the operation of the bi-directional buffer.
When the input stage of the buffer on one side is driven low by an
external device, the output of the buffer drives an open-drain
transistor to pull the ‘output’ pin low. The ‘output’ pin will
continue to be held low by the transistor until the external driver
on the ‘input’ releases the bus.
To prevent the buffer from entering a latched condition where
both internal transistors are actively pulling the I/O pins low, the
buffer is designed to be active in only one direction. The buffer
logic circuitry senses, which input stage is being externally driven
low and sets that buffer to be the active one. For example,
referring to Figure 10, if SDA_OUT is externally driven low, buffer
U2 will be active and buffer U1 is inactive. M1 is turned on to
drive SDA_IN low, effectively buffering the signal from SDA_OUT
to SDA_IN. The low signal at the input of U1 will not turn M2 on
because U1 remains inactive, preventing a latch condition.
Buffer Output Low and Offset Voltage
By design, when a logic input low voltage is forced on the input of
the buffer, the output of the buffer will have an input to output
offset voltage. The output voltage of the buffer is determined by
Equation 1:
Where VOS is the buffer internal offset voltage, RPull-Up is the
pull-up resistance on the SDA/SCL pin to VCC and rON is the
ON-resistance of the buffer’s internal NMOS pull-down device.
The last term of the equation is the additional voltage drop
developed by sink current and the internal resistance of the
transistor. The VOS of the buffer can be determined by
Figures 19, 20 and is typically 40mV. Reducing the pull-up
resistor values increases the sink current and increases the
output voltage of the buffer for a given input low voltage
(Figures 17, through 20).
Rise Time Accelerators
The ISL33001, ISL33002, ISL33003 buffer rise time
accelerators on the SDA/SCL pins improve the transient
performance of the system. Heavy load capacitance or weak
pull-up resistors on an Open-Drain bus cause the rise time to be
excessively long, which leads to data errors or reduced data rate
performance. The rise time accelerators are only active on the
low-to-high transitions and provide an active constant current
source to slew the voltage on the pin quickly (Figure 21).
The rise time accelerators are triggered immediately after the
buffer release threshold (approximately 30% of VCC) on both
sides of the buffer is crossed. Once triggered, the accelerators
are active for a defined pulse width (Figure 22) with the current
source turning off as it approaches the supply voltage.
Enable Pin (ISL33001 and ISL33003)
When driven high, the enable pin puts the buffer into its normal
operating state. After power-up, EN high will activate the bus
pre-charge circuitry and wait for a valid connection state to
enable the buffer and the accelerator circuitry.
Driving the EN pin low disables the accelerators, disables the
buffer so that signals on one side of the buffer will be isolated
from the other side, disables the pre-charge circuit and places
the device in a low power shutdown state.
READY Logic Pin (ISL33001 Only)
The READY pin is a digital output flag for signaling the status of
the buffer. The pin is the drain of an Open-Drain NMOS. Connect
a resistor from the READY pin to VCC1 to provide the high pull-up.
The recommended value is 10kΩ.
When the buffer is disabled by having the EN pin low or if the
start-up sequencing is not complete, the READY pin will be pulled
low by the NMOS. When the buffer has the EN pin high and a
valid connection state is made at the SDA/SCL pins, the READY
pin will be pulled high by the pull-up resistor. The READY pin is
capable of sinking 3mA when pulled low while maintaining a
voltage of less than 0.4V.
ACC Accelerator Pin (ISL33002 Only)
The ACC logic pin controls the rise time accelerator circuitry of
the buffer. When ACC is driven high, the accelerators are enabled
and will be triggered when crossing the buffer release threshold.
When ACC is driven low, the accelerators are disabled.
For lightly loaded buses, having the accelerators active may
cause ringing or noise on the rising edge transition. Disabling the
accelerators will have the buffers continue to perform level
shifting with the VCC1 and VCC2 supplies and provide
capacitance buffering.
Propagation Delays
On a low-to-high transition, the rising edge signal is determined
by the bus pull-up resistor, load capacitance, and the accelerator
current from the ISL33001, ISL33002, ISL33003 buffer. Prior to
the accelerators becoming active, the buffer is connected and
the output voltage will track the input of the buffer. When the
accelerators activate the buffer connection is released and the
signal on each side of the buffer rises independently. The
accelerator current on both sides of the buffer will be equal. If the
pull-up resistance on both sides of the buffer are also equal, then
differences in the rise time will be proportional to the difference
in capacitive loading on the two sides.
V
OUT
V
IN
V
OS
V
CC/RPULL-UP
r
ON

++
=
(EQ. 1)


유사한 부품 번호 - ISL33003IRTZ

제조업체부품명데이터시트상세설명
logo
Intersil Corporation
ISL33003IRTZ INTERSIL-ISL33003IRTZ Datasheet
619Kb / 19P
   I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability
logo
Renesas Technology Corp
ISL33003IRTZ RENESAS-ISL33003IRTZ Datasheet
1Mb / 18P
   I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability
More results

유사한 설명 - ISL33003IRTZ

제조업체부품명데이터시트상세설명
logo
Renesas Technology Corp
ISL33001 RENESAS-ISL33001 Datasheet
1Mb / 18P
   I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability
logo
Intersil Corporation
ISL33001 INTERSIL-ISL33001 Datasheet
619Kb / 19P
   I2C Bus Buffer with Rise Time Accelerators and Hot Swap Capability
logo
Texas Instruments
TCA9416 TI-TCA9416_V02 Datasheet
1Mb / 30P
[Old version datasheet]   TCA9416 Ultra-Low-Voltage I2C Translator with Rise Time Accelerators
REVISED AUGUST 2021
TCA9416 TI-TCA9416_V03 Datasheet
1Mb / 30P
[Old version datasheet]   TCA9416 Ultra-Low-Voltage I2C Translator with Rise Time Accelerators
logo
NXP Semiconductors
PCA9510A PHILIPS-PCA9510A Datasheet
140Kb / 23P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 01-8 September 2005
PCA9511A NXP-PCA9511A Datasheet
156Kb / 24P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 04-19 August 2009
PCA9513A NXP-PCA9513A Datasheet
172Kb / 26P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 04-18 August 2009
PCA9510A NXP-PCA9510A Datasheet
153Kb / 24P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 04-18 August 2009
PCA9511A PHILIPS-PCA9511A Datasheet
144Kb / 23P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 01-15 August 2005
PCA9514A PHILIPS-PCA9514A Datasheet
154Kb / 25P
   Hot swappable I2C-bus and SMBus bus buffer
Rev. 01-11 October 2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com