전자부품 데이터시트 검색엔진 |
|
74AVC16T245DGVRE4 데이터시트(PDF) 5 Page - Texas Instruments |
|
|
74AVC16T245DGVRE4 데이터시트(HTML) 5 Page - Texas Instruments |
5 / 28 page SN74AVC16T245 www.ti.com SCES551E – FEBRUARY 2004 – REVISED NOVEMBER 2015 7 Specifications 7.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT VCCA Supply voltage –0.5 4.6 V VCCB I/O ports (A port) –0.5 4.6 VI Input voltage(2) I/O ports (B port) –0.5 4.6 V Control inputs –0.5 4.6 A port –0.5 4.6 Voltage range applied to any output in the high-impedance or power- VO V off state(2) B port –0.5 4.6 A port –0.5 VCCA + 0.5 VO Voltage range applied to any output in the high or low state (2)(3) V B port –0.5 VCCB + 0.5 IIK Input clamp current VI < 0 –50 mA IOK Output clamp current VO < 0 –50 mA IO Continuous output current ±50 mA Continuous current through each VCCA, VCCB, and GND ±100 mA DGG package 70 RθJA Package thermal impedance(4) DGV package 58 °C/W GQL/ZQL package 42 TJ Junction temperature –40 150 °C Tstg Storage temperature –65 150 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) The input voltage (VI ) and output negative-voltage ( VO) ratings may be exceeded if the input and output current ratings are observed. (3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed. (4) The package thermal impedance is calculated in accordance with JESD 51-7. 7.2 ESD Ratings VALUE UNIT Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±8000 Charged-device model (CDM), per JEDEC specification JESD22- V(ESD) Electrostatic discharge ±1000 V C101(2) Machine model (A115-A) ±200 (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions. Copyright © 2004–2015, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: SN74AVC16T245 |
유사한 부품 번호 - 74AVC16T245DGVRE4 |
|
유사한 설명 - 74AVC16T245DGVRE4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |