전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DM54LS109AJ 데이터시트(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 DM54LS109AJ
상세설명  Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs
Download  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

DM54LS109AJ 데이터시트(HTML) 3 Page - National Semiconductor (TI)

  DM54LS109AJ Datasheet HTML 1Page - National Semiconductor (TI) DM54LS109AJ Datasheet HTML 2Page - National Semiconductor (TI) DM54LS109AJ Datasheet HTML 3Page - National Semiconductor (TI) DM54LS109AJ Datasheet HTML 4Page - National Semiconductor (TI) DM54LS109AJ Datasheet HTML 5Page - National Semiconductor (TI) DM54LS109AJ Datasheet HTML 6Page - National Semiconductor (TI)  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
(Note 1)
VI
Input Clamp Voltage
VCC e Min II eb18 mA
b
15
V
VOH
High Level Output
VCC e Min IOH e Max
DM54
25
34
V
Voltage
VIL e Max VIH e Min
DM74
27
34
VOL
Low Level Output
VCC e Min IOL e Max
DM54
025
04
Voltage
VIL e Max VIH e Min
DM74
035
05
V
IOL e 4 mA VCC e Min
DM74
025
04
II
Input Current
Max
VCC e Max
J K
01
Input Voltage
VI e 7V
Clock
01
mA
Preset
02
Clear
02
IIH
High Level Input
VCC e Max
JK
20
Current
VI e 27V
Clock
20
m
A
Preset
40
Clear
40
IIL
Low Level Input
VCC e Max
J K
b
04
Current
VI e 04V
Clock
b
04
mA
Preset
b
08
Clear
b
08
IOS
Short Circuit
VCC e Max
DM54
b
20
b
100
mA
Output Current
(Note 2)
DM74
b
20
b
100
ICC
Supply Current
VCC e Max (Note 3)
4
8
mA
Switching Characteristics at VCC e 5V and TA e 25 C (See Section 1 for Test Waveforms and Output Load)
From (Input)
RL e 2kX
Symbol
Parameter
To (Output)
CL e 15 pF
CL e 50 pF
Units
Min
Max
Min
Max
fMAX
Maximum Clock
25
20
MHz
Frequency
tPLH
Propagation Delay Time
Clock to
25
35
ns
Low to High Level Output
Q or Q
tPHL
Propagation Delay Time
Clock to
30
35
ns
High to Low Level Output
Q or Q
tPLH
Propagation Delay Time
Clear
25
35
ns
Low to High Level Output
to Q
tPHL
Propagation Delay Time
Clear
30
35
ns
High to Low Level Output
to Q
tPLH
Propagation Delay Time
Preset
25
35
ns
Low to High Level Output
to Q
tPHL
Propagation Delay Time
Preset
30
35
ns
High to Low Level Output
to Q
Note 1
All typicals are at VCC e 5V TA e 25 C
Note 2
Not more than one output should be shorted at a time and the duration should not exceed one second For devices with feedback from the outputs where
shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where VO e 225V and 2125V for DM54 and
DM74 series respectively with the minimum and maximum limits reduced by one half from their stated values This is very useful when using automatic test
equipment
Note 3
ICC is measured with all outputs open with CLOCK grounded after setting the Q and Q outputs high in turn
3


유사한 부품 번호 - DM54LS109AJ

제조업체부품명데이터시트상세설명
logo
National Semiconductor ...
DM54LS10 NSC-DM54LS10 Datasheet
120Kb / 6P
   Triple 3-Input NAND Gates
DM54LS107A NSC-DM54LS107A Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS107AJ NSC-DM54LS107AJ Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS107AW NSC-DM54LS107AW Datasheet
119Kb / 6P
   Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops with Clear and Complementary Outputs
DM54LS10E NSC-DM54LS10E Datasheet
120Kb / 6P
   Triple 3-Input NAND Gates
More results

유사한 설명 - DM54LS109AJ

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54109 TI-SN54109 Datasheet
271Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT109 TI-CD54ACT109 Datasheet
337Kb / 10P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI1-SN54F109_15 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC109NSR TI1-SN74HC109NSR Datasheet
855Kb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS109 TI1-SN74LS109_V01 Datasheet
409Kb / 12P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
2022
74AC11109 TI-74AC11109 Datasheet
89Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI1-SN54ALS109A_15 Datasheet
1Mb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI-SN54F109 Datasheet
109Kb / 6P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI-SN54ALS109A Datasheet
138Kb / 9P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com