AD6679 datasheet(5/81 Pages) AD

부품명	AD6679

상세설명	135 MHz BW IF Diversity Receiver

Download	81 Pages

Scroll/Zoom	100%

제조업체	AD [Analog Devices]

홈페이지	http://www.analog.com

Logo

5 / 81 page

Data Sheet

AD6679

Rev. B | Page 5 of 81

SPECIFICATIONS

DC SPECIFICATIONS

AVDD1 = 1.25 V, AVDD2 = 2.50 V, AVDD3 = 3.3 V, DVDD = 1.25 V, DRVDD = 1.25 V, SPIVDD = 1.8 V, specified maximum sampling

rate, 1.0 V internal reference (VREF), AIN = −1.0 dBFS, clock divider = 2, default SPI settings, unless otherwise noted.

Table 1.

Parameter

Temperature

Min

Typ

Max

Unit

RESOLUTION

14

Bits

ACCURACY

No Missing Codes

Full

Guaranteed

Offset Error

Full

−0.3

0

+0.3

% FSR

Offset Matching

Full

0

0.3

% FSR

Gain Error

Full

−6.5

0

+6.5

% FSR

Gain Matching

Full

0

5.0

% FSR

Differential Nonlinearity (DNL)

Full

−0.6

±0.5

+0.7

LSB

Integral Nonlinearity (INL)

Full

−4.5

±2.5

+5.0

LSB

TEMPERATURE DRIFT

Offset Error

Full

±3

ppm/°C

Gain Error

Full

−39

ppm/°C

INTERNAL VOLTAGE REFERENCE

Voltage

Full

1.0

V

INPUT REFERRED NOISE

VREF = 1.0 V

25°C

2.04

LSB rms

ANALOG INPUTS

Differential Input Voltage Range (Internal VREF = 1.0 V)

Full

1.46

2.06

V p-p

Common-Mode Voltage (VCM)

Full

2.05

V

Differential Input Capacitance1

Full

1.5

pF

Analog Full Power Bandwidth

Full

2

GHz

POWER SUPPLY

AVDD1

Full

1.22

1.25

1.28

V

AVDD2

Full

2.44

2.50

2.56

V

AVDD3

Full

3.2

3.3

3.4

V

DVDD

Full

1.22

1.25

1.28

V

DRVDD

Full

1.22

1.25

1.28

V

SPIVDD

Full

1.22

1.8

3.4

V

IAVDD1

Full

464

503

mA

IAVDD2

Full

396

455

mA

IAVDD32

Full

89

100

mA

IDVDD (Default SPI—NSR Mode)

Full

141

164

mA

IDVDD (VDR Mode)

Full

117

138

mA

IDRVDD3

Full

110

123

mA

ISPIVDD

Full

5

6

mA

POWER CONSUMPTION

Total Power Dissipation

Default SPI—NSR Mode3

Full

2.2

2.37

W

VDR Mode3

Full

2.16

2.34

W

Power-Down Dissipation

Full

0.71

W

Standby4

Full

1.4

W

1 Differential capacitance is measured between the VIN+x and VIN−x pins (x = A, B).

2 AVDD3 current changes based on the Buffer Control 1 setting (see Figure 46).

3 Parallel interleaved LVDS mode. The power dissipation on DRVDD changes with the output data mode used.

4 Standby can be controlled by the SPI.

유사한 부품 번호 - AD6679

제조업체	부품명	데이터시트	상세설명
Analog Devices	AD6679	1Mb / 82P	135 MHz BW IF Diversity Receiver
	AD6679-500EBZ	1Mb / 82P	135 MHz BW IF Diversity Receiver
	AD6679BBPZ-500	1Mb / 82P	135 MHz BW IF Diversity Receiver
	AD6679BBPZRL7-500	1Mb / 82P	135 MHz BW IF Diversity Receiver
	AD6679	1Mb / 82P	135 MHz BW IF Diversity Receiver

More results

유사한 설명 - AD6679

제조업체	부품명	데이터시트	상세설명
Analog Devices	AD6679	1Mb / 82P	135 MHz BW IF Diversity Receiver
	AD6674	4Mb / 97P	385 MHz BW IF Diversity Receiver
	AD6674	2Mb / 91P	385 MHz BW IF Diversity Receiver
	AD6684	2Mb / 107P	135 MHz Quad IF Receiver
	AD6655ABCPZ-80	2Mb / 88P	IF Diversity Receiver REV. A
	AD6649	1Mb / 41P	IF Diversity Receiver
	AD6655	2Mb / 85P	IF Diversity Receiver
	AD6655	2Mb / 84P	IF Diversity Receiver REV. 0
	AD6653	2Mb / 80P	IF Diversity Receiver REV. 0
	AD6649	1Mb / 40P	IF Diversity Receiver

More results

AD6679 데이터시트(PDF) 5 Page - Analog Devices

AD6679 데이터시트(HTML) 5 Page - Analog Devices

유사한 부품 번호 - AD6679

유사한 설명 - AD6679

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL