전자부품 데이터시트 검색엔진 |
|
AD9993BBCZRL 데이터시트(PDF) 6 Page - Analog Devices |
|
AD9993BBCZRL 데이터시트(HTML) 6 Page - Analog Devices |
6 / 56 page AD9993 Data Sheet Rev. A | Page 6 of 56 Parameter Test Conditions/Comments Min Typ Max Unit CLOCK INPUT (CLKP, CLKN) Differential Peak to Peak Voltage 350 mV Common Mode Voltage 1.2 V Master Clock Frequency 200 1000 MHz REFCLK Input (REFCLK) Input VIN Logic High 1.8 V Input VIN Logic Low 0.0 V REFCLK Frequency 31.25 or 62.5 MHz SERIAL PERIPHERAL INTERFACE (SPI) SPI_SCLK Frequency 25 MHz SPI_SCLK Pulse Width High 10 ns SPI_SCLK Pulse Width Low 10 ns Setup Time, SPI_SDI to SPI_SCLK Rising Edge 2 ns Hold Time, SPI_SCLK Rising Edge to SPI_SDI 2 ns Setup Time, SPI_CS to SPI_SCLK Rising Edge 2 ns Hold Time, SPI_SCLK Rising Edge to SPI_CS 2 ns Data Valid, SPI_SCLK Falling Edge to SPI_SDO 2 ns |
유사한 부품 번호 - AD9993BBCZRL |
|
유사한 설명 - AD9993BBCZRL |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |