전자부품 데이터시트 검색엔진 |
|
GS70328SJ-12IT 데이터시트(PDF) 6 Page - GSI Technology |
|
GS70328SJ-12IT 데이터시트(HTML) 6 Page - GSI Technology |
6 / 11 page GS70328SJ/TS Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. Rev: 1.11 11/2004 6/11 © 1999, GSI Technology Read Cycle 2: WE = VIH * These parameters are sampled and are not 100% tested Write Cycle Parameter Symbol -7 -8 -10 -12 -15 Unit Min Max Min Max Min Max Min Max Min Max Write cycle time tWC 7 — 8 — 10 — 12 — 15 — ns Address valid to end of write tAW 5 — 5.5 — 7 — 10 — 13 — ns Chip enable to end of write tCW 5 — 5.5 — 7 — 10 — 13 — ns Data set up time tDW 3.5 — 4 — 5 — 7 — 10 — ns Data hold time tDH 0 — 0 — 0 — 0 — 0 — ns Write pulse width tWP 5 — 5.5 — 7 — 10 — 13 — ns Address set up time tAS 0 — 0 — 0 — 0 — 0 — ns Write recovery time (WE) tWR 0—0—0— 0 — 0 — ns Write recovery time (CE) tWR1 0 —0—0— 0 — 0 — ns Output Low Z from end of write tWLZ* 2—2—2— 3 — 3 — ns Write to output in High Z tWHZ* —3— 3.5 —4 — 5 — 5 ns tAA tRC Address tAC tLZ tOE tOLZ CE OE Data Out tHZ tOHZ DATA VALID High impedance |
유사한 부품 번호 - GS70328SJ-12IT |
|
유사한 설명 - GS70328SJ-12IT |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |