전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

74ACT11109 데이터시트(PDF) 3 Page - Texas Instruments

부품명 74ACT11109
상세설명  DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
Download  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

74ACT11109 데이터시트(HTML) 3 Page - Texas Instruments

  74ACT11109 Datasheet HTML 1Page - Texas Instruments 74ACT11109 Datasheet HTML 2Page - Texas Instruments 74ACT11109 Datasheet HTML 3Page - Texas Instruments 74ACT11109 Datasheet HTML 4Page - Texas Instruments 74ACT11109 Datasheet HTML 5Page - Texas Instruments  
Zoom Inzoom in Zoom Outzoom out
 3 / 5 page
background image
54ACT11109, 74ACT11109
DUAL JK POSITIVEEDGETRIGGERED FLIPFLOPS
WITH CLEAR AND PRESET
SCAS451 − FEBRUARY 1987 − REVISED APRIL 1993
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
2−3
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
PARAMETER
TEST CONDITIONS
VCC
TA = 25°C
54ACT11109
74ACT11109
UNIT
PARAMETER
TEST CONDITIONS
VCC
MIN
TYP
MAX
MIN
MAX
MIN
MAX
UNIT
IOH = − 50 A
4.5 V
4.4
4.4
4.4
IOH = − 50 µA
5.5 V
5.4
5.4
5.4
VOH
IOH = − 24 mA
4.5 V
3.94
3.7
3.8
V
VOH
IOH = − 24 mA
5.5 V
4.94
4.7
4.8
V
IOH = − 50 mA†
5.5 V
3.85
IOH = − 75 mA†
5.5 V
3.85
IOL = 50 A
4.5 V
0.1
0.1
0.1
IOL = 50 µA
5.5 V
0.1
0.1
0.1
VOL
IOL = 24 mA
4.5 V
0.36
0.5
0.44
V
VOL
IOL = 24 mA
5.5 V
0.36
0.5
0.44
V
IOL = 50 mA†
5.5 V
1.65
IOL = 75 mA†
5.5 V
1.65
II
VI = VCC or GND
5.5 V
±0.1
±1
±1
µA
ICC
VI = VCC or GND,
IO = 0
5.5 V
4
80
40
µA
∆ICC‡
One input at 3.4 V,
Other inputs at VCC or GND
5.5 V
0.9
1
1
mA
Ci
VI = VCC or GND
5 V
3.5
pF
† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC.
timing requirements over recommended operating free-air temperature range, VCC = 5 V ± 0.5 V
(unless otherwise noted) (see Figure 1)
TA = 25°C
54ACT11109
74ACT11109
UNIT
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
fclock
Clock frequency
0
100
0
100
0
100
MHz
tw
Pulse duration
PRE or CLR low
5.5
5.5
5.5
ns
tw
Pulse duration
CLK high or low
5
5
5
ns
tsu
Setup time before CLK
Data high or low
5.5
5.5
5.5
ns
tsu
Setup time before CLK
PRE or CLR inactive
2
2
2
ns
th
Hold time, data after CLK
0
0
0
ns
switching characteristics over recommended operating free-air temperature range,
VCC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)
PARAMETER
FROM
TO
TA = 25°C
54ACT11109
74ACT11109
UNIT
PARAMETER
FROM
(INPUT)
TO
(OUTPUT)
MIN
TYP
MAX
MIN
MAX
MIN
MAX
UNIT
fmax
100
125
100
100
MHz
tPLH
PRE or CLR
Q or Q
1.5
5.5
8.6
1.5
9.8
1.5
9.2
ns
tPHL
PRE or CLR
Q or Q
1.5
6
10.8
1.5
12.6
1.5
11.8
ns
tPLH
CLK
Q or Q
1.5
6
8.3
1.5
9.7
1.5
9.1
ns
tPHL
CLK
Q or Q
1.5
5.5
7.6
1.5
9
1.5
8.3
ns


유사한 부품 번호 - 74ACT11109

제조업체부품명데이터시트상세설명
logo
Texas Instruments
74ACT11109 TI-74ACT11109 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
74ACT11109D TI-74ACT11109D Datasheet
73Kb / 5P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
74ACT11109DR TI-74ACT11109DR Datasheet
73Kb / 5P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
74ACT11109N TI-74ACT11109N Datasheet
73Kb / 5P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
More results

유사한 설명 - 74ACT11109

제조업체부품명데이터시트상세설명
logo
Texas Instruments
CD54ACT109 TI-CD54ACT109_08 Datasheet
349Kb / 11P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54109 TI-SN54109 Datasheet
271Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT109 TI-CD54ACT109 Datasheet
337Kb / 10P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI1-SN54F109_15 Datasheet
563Kb / 15P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC109NSR TI1-SN74HC109NSR Datasheet
855Kb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74LS109 TI1-SN74LS109_V01 Datasheet
409Kb / 12P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
2022
74AC11109 TI-74AC11109 Datasheet
89Kb / 7P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI1-SN54ALS109A_15 Datasheet
1Mb / 19P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54F109 TI-SN54F109 Datasheet
109Kb / 6P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54ALS109A TI-SN54ALS109A Datasheet
138Kb / 9P
[Old version datasheet]   DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Hitachi Semiconductor
HD74LS109A HITACHI-HD74LS109A Datasheet
68Kb / 6P
   Dual J-K Positive-edge-triggered Flip-Flops(with Preset and Clear)
More results


Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com