SN54ABT533, SN74ABT533A

OCTAL TRANSPARENT D-TYPE LATCHES

WITH 3-STATE OUTPUTS

SCBS186D – JANUARY 1991 – REVISED JANUARY 1997

1

POST OFFICE BOX 655303

Significantly Reduces Power Dissipation

JEDEC Standard JESD-17

MIL-STD-883, Method 3015; Exceeds 200 V

Using Machine Model (C = 200 pF, R = 0)

Small-Outline (DW), Shrink Small-Outline

(DB), and Thin Shrink Small-Outline (PW)

Packages, Ceramic Chip Carriers (FK),

Plastic (N) and Ceramic (J) DIPs, and

Ceramic Flat (W) Package

description

These octal transparent D-type latches with

3-state outputs are designed specifically for

driving

highly

capacitive

or

relatively

low-impedance loads. They are particularly

suitable for implementing buffer registers, I/O

ports, bidirectional bus drivers, and working

registers.

When the latch-enable (LE) input is high, the

Q outputs follow the complements of the data

(D) inputs. When LE is taken low, the Q outputs

are latched at the inverse of the levels at the

D inputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high

or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive

the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines

without need for interface or pullup components.

OE does not affect the internal operations of the latches. Previously stored data can be retained or new data

can be entered while the outputs are in the high-impedance state.

resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The SN54ABT533 is characterized for operation over the full military temperature range of –55

°C to 125°C. The

SN74ABT533A is characterized for operation from –40

°C to 85°C.

Copyright

© 1997, Texas Instruments Incorporated

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-

ΙΙB is a trademark of Texas Instruments Incorporated.

1

2

3

4

5

6

7

8

9

10

20

19

18

17

16

15

14

13

12

11

OE

1Q

1D

2D

2Q

3Q

3D

4D

4Q

GND

8Q

8D

7D

7Q

6Q

6D

5D

5Q

LE

SN54ABT533 ...J OR W PACKAGE

SN74ABT533A . . . DB, DW, N, OR PW PACKAGE

(TOP VIEW)

32 1 20 19

9 10 11 12 13

4

5

6

7

8

18

17

16

15

14

8D

7D

7Q

6Q

6D

2D

2Q

3Q

3D

4D

SN54ABT533 . . . FK PACKAGE

(TOP VIEW)