전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SN74ABT8996PW 데이터시트(PDF) 8 Page - Texas Instruments

Click here to check the latest version.
부품명 SN74ABT8996PW
상세설명  10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

SN74ABT8996PW 데이터시트(HTML) 8 Page - Texas Instruments

Back Button SN74ABT8996PW Datasheet HTML 4Page - Texas Instruments SN74ABT8996PW Datasheet HTML 5Page - Texas Instruments SN74ABT8996PW Datasheet HTML 6Page - Texas Instruments SN74ABT8996PW Datasheet HTML 7Page - Texas Instruments SN74ABT8996PW Datasheet HTML 8Page - Texas Instruments SN74ABT8996PW Datasheet HTML 9Page - Texas Instruments SN74ABT8996PW Datasheet HTML 10Page - Texas Instruments SN74ABT8996PW Datasheet HTML 11Page - Texas Instruments SN74ABT8996PW Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 46 page
background image
SN54ABT8996, SN74ABT8996
10-BIT ADDRESSABLE SCAN PORTS
MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SCBS489C – AUGUST 1994 – REVISED APRIL 1999
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
select protocol
The select protocol is the ASP’s means of receiving (at PTDI) address information from an IEEE Std 1149.1 bus
master. It follows the ISDDDDDDDDDDSI sequence described previously. A 10-bit address value is decoded
from the received data-one and/or data-zero bit pairs. These bit pairs are interpreted in least-significant-bit-first
order (that is, the first data bit pair received is considered to correspond to A0).
acknowledge protocol
Following the receipt of a complete select-protocol sequence, the protocol result provisionally is set to NO
MATCH and the connect status set to OFF. The received address is then compared to that at the ASP address
inputs (A9–A0). If these address values match, the ASP immediately (with no delay) responds with an
acknowledge protocol transmitted from PTDO. This protocol follows the ISDDDDDDDDDDSI sequence
described previously. The transmitted address represents the address of the selected ASP which, by definition,
is the same address the ASP received in the select protocol. The 10-bit address value is encoded into data-one
and/or data-zero bit pairs. The bit pairs are to be interpreted in least-significant-bit-first order (that is, the first
data bit pair transmitted is to be considered to correspond to A0). If the received address does not match that
at the A9–A0 inputs, no acknowledge protocol is transmitted and the shadow protocol is considered complete.
protocol errors
Protocol errors occur when bit pairs are received out of sequence. Some of these sequencing errors can be
tolerated and are termed
soft errors. No specific action occurs as the result of a soft error. Other errors represent
cases where the addressing information could be incorrectly received and are termed
hard errors. Hard errors
are characterized by sequences in which at least one bit of address data has been properly transmitted followed
by a sequencing error. When a hard error occurs, any connection to an ASP is dissolved.
Table 1 lists the bit-pair sequences that result in soft errors and hard errors. A hard error also results when the
primary TAP state changes during select protocol following the proper transmission of at least one bit of address
data. Figures 16 and 17 show shadow-protocol timing in case of protocol hard error while Figure 18 shows
shadow-protocol timing in case of protocol soft error.
Table 1. Shadow-Protocol Errors
SOFT ERRORS
HARD ERRORS
I(D)I
I(D)(S)I
I(D)(S)(D)I
IS(D)I
IS(D)S(D)I
I(S)I
IS(D)S(D)I
IS(D)S(S)I
IS(S)(D)I
IS(D)S(S)I
IS(S)(D)(S)I
† A bit-pair token in parentheses
represents one or more instances.
long address
Receipt of an address longer than ten bits is considered a hard error and the ASP assumes OFF status. The
sole exceptions are when all data ones are received or all data zeros are received. In these special cases, the
global addresses represented by these bit sequences are observed and appropriate action taken. That is, in
the case that only data ones (ten or more) are received, the shadow-protocol result is TEST
SYNCHRONIZATION (if the primary TAP state is Pause-DR or Pause-IR), and in the case that only data zeros
(ten or more) are received, the shadow-protocol result is RESET (see test-synchronization address and reset
address).
short address
In all cases, receipt of an address shorter than ten bits is considered a hard error and the ASP assumes
OFF status.


유사한 부품 번호 - SN74ABT8996PW

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN74ABT8996PW TI-SN74ABT8996PW Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
More results

유사한 설명 - SN74ABT8996PW

제조업체부품명데이터시트상세설명
logo
Texas Instruments
SN54ABT8996 TI-SN54ABT8996 Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996_99 Datasheet
603Kb / 41P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996 Datasheet
717Kb / 44P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986 Datasheet
880Kb / 47P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986_07 Datasheet
885Kb / 54P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8996-EP TI1-SN74LVT8996-EP Datasheet
764Kb / 42P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORT MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (KTAG) TAP TRANSCEIVER
logo
National Semiconductor ...
SCANSTA111 NSC-SCANSTA111 Datasheet
524Kb / 29P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
SCANSTA111 NSC-SCANSTA111_05 Datasheet
911Kb / 31P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Texas Instruments
SCANSTA111 TI1-SCANSTA111 Datasheet
1Mb / 38P
[Old version datasheet]   SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Xilinx, Inc
XQ18V04 XILINX-XQ18V04_03 Datasheet
155Kb / 15P
   IEEE Std 1149.1 boundary-scan (JTAG) support
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com