전자부품 데이터시트 검색엔진 |
|
SN74AHCT595PWRG3 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
SN74AHCT595PWRG3 데이터시트(HTML) 9 Page - Texas Instruments |
9 / 25 page 3D C3 1D C1 R 3D C3 2D C2 R 3D C3 2D C2 R 3D C3 2D C2 R 3D C3 2D C2 R 3D C3 2D C2 R 3D C3 2D C2 R 3D C3 2D C2 R 13 12 10 11 14 15 1 2 3 4 5 6 7 9 QA QB QC QD QE QF QG QH QH′ OE SRCLR RCLK SRCLK SER Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q SN54AHCT595, SN74AHCT595 www.ti.com SCLS374N – MAY 1997 – REVISED JULY 2014 9 Detailed Description 9.1 Overview The SNx4AHCT595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for the shift and storage registers. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial outputs for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state. Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register. 9.2 Functional Block Diagram Pin numbers shown are for the D, DB, J, N, NS, PW, and W packages. Copyright © 1997–2014, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: SN54AHCT595 SN74AHCT595 |
유사한 부품 번호 - SN74AHCT595PWRG3 |
|
유사한 설명 - SN74AHCT595PWRG3 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |