전자부품 데이터시트 검색엔진 |
|
SN74SSTVF16857 데이터시트(PDF) 2 Page - Texas Instruments |
|
SN74SSTVF16857 데이터시트(HTML) 2 Page - Texas Instruments |
2 / 12 page SN74SSTVF16857 14BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES411B – AUGUST 2002 – REVISED APRIL 2003 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 description/ordering information (continued) The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset, and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level. To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up. FUNCTION TABLE INPUTS OUTPUT RESET CLK CLK D OUTPUT Q H ↑ ↓ H H H ↑↓ LL H L or H L or H X Q0 L X, or floating X, or floating X, or floating L logic diagram (positive logic) 1D C1 R To 13 Other Channels 34 1 RESET Q1 39 CLK 38 CLK 35 VREF 48 D1 One of 14 Channels |
유사한 부품 번호 - SN74SSTVF16857_09 |
|
유사한 설명 - SN74SSTVF16857_09 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |