전자부품 데이터시트 검색엔진 |
|
STP16C596MTR 데이터시트(PDF) 7 Page - STMicroelectronics |
|
STP16C596MTR 데이터시트(HTML) 7 Page - STMicroelectronics |
7 / 18 page STP16C596 7/18 Table 9: Truth Table Note 1: OUT0 to OUT15 = ON when Dn = H; OUT0 to OUT15 = OFF when Dn = L. Figure 7: Timing Diagram Note: The latches circuit holds data when the LE terminal is Low. When LE terminal is at High level, latch circuit doesn’t hold the data it passes from the input to the output. When OE terminal is at Low level, output terminals OUT0 to OUT15 respond to the data, either ON or OFF. When OE terminal is at High level, it switches off all the data on the output terminal. CLOCK /LE /OE SERIAL-IN OUT0 .................. OUT7 .................. OUT15 SDO H L Dn Dn ..... Dn - 7 ..... Dn -15 Dn - 15 L L Dn + 1 No Change Dn - 14 H L Dn + 2 Dn - 2 ..... Dn - 5 ..... Dn -13 Dn - 13 X L Dn + 3 Dn - 2 ..... Dn - 5 ..... Dn -13 Dn - 13 XL Dn + 3 OFF Dn - 13 |
유사한 부품 번호 - STP16C596MTR |
|
유사한 설명 - STP16C596MTR |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |