전자부품 데이터시트 검색엔진 |
|
TSC2100IDAG4 데이터시트(PDF) 9 Page - Texas Instruments |
|
TSC2100IDAG4 데이터시트(HTML) 9 Page - Texas Instruments |
9 / 77 page TSC2100 SLAS378− NOVEMBER 2003 www.ti.com 9 AUDIO INTERFACE TIMING DIAGRAMS LRCK/ADWS BCLK DOUT DIN td (WS) td (DO−WS) td (DO−BCLK) ts (DI) th (DI) Figure 1. I2S/LJF/RJF Timing in Master Mode TYPICAL TIMING REQUIREMENTS (FIGURE 1) All specifications at 25°C, DVDD = 1.8 V (1) PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNITS PARAMETER MIN MAX MIN MAX UNITS td (WS) ADWS/LRCK delay 25 15 ns td (DO−WS) ADWS to DOUT delay (for LJF mode) 25 15 ns td (DO−BCLK) BCLK to DOUT delay 25 15 ns ts(DI) DIN setup 6 6 ns th(DI) DIN hold 6 6 ns tr Rise time 10 6 ns tf Fall time 10 6 ns (1) These parameters are based on characterization and are not tested in production. LRCK/ADWS BCLK DOUT DIN td (WS) td (DO−BCLK) ts (DI) th (DI) td (WS) Figure 2. DSP Timing in Master Mode TYPICAL TIMING REQUIREMENTS (FIGURE 2) All specifications at 25°C, DVDD = 1.8 V(1) PARAMETER IOVDD = 1.1 V IOVDD = 3.3 V UNITS PARAMETER MIN MAX MIN MAX UNITS td (WS) ADWS/LRCK delay 25 15 ns td (DO−BCLK) BCLK to DOUT delay 25 15 ns ts(DI) DIN setup 6 6 ns th(DI) DIN hold 6 6 ns tr Rise time 10 6 ns tf Fall time 10 6 ns (1) These parameters are based on characterization and are not tested in production. |
유사한 부품 번호 - TSC2100IDAG4 |
|
유사한 설명 - TSC2100IDAG4 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |