전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

QL4016-1PL84C 데이터시트(PDF) 7 Page - List of Unclassifed Manufacturers

부품명 QL4016-1PL84C
상세설명  16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

QL4016-1PL84C 데이터시트(HTML) 7 Page - List of Unclassifed Manufacturers

Back Button QL4016-1PL84C Datasheet HTML 3Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 4Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 5Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 6Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 7Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 8Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 9Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 10Page - List of Unclassifed Manufacturers QL4016-1PL84C Datasheet HTML 11Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 18 page
background image
© 2002 QuickLogic Corporation
www.quicklogic.com
7
QL4016 QuickRAM Data Sheet Rev I
Figure 5: Loads Used for t
PXZ
Table 7: I/O Cell Input Delays
Symbol
Parameter
Propagation Delays (ns)
Fanout
a
a. Stated timing for worst case Propagation Delay over process variation at V
CC = 3.3 V and
TA = 25
° C. Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature
settings as specified in the Operating Range.
1
2
3
4
8
10
tI/O
Input Delay (bidirectional pad)
1.3
1.6
1.8
2.1
3.1
3.6
t
ISU
Input Register Set-Up Time
3.1
3.1
3.1
3.1
3.1
3.1
t
IH
Input Register Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
tIOCLK
Input Register Clock to Q
0.7
1.0
1.2
1.5
2.5
3.0
t
IORST
Input Register Reset Delay
0.6
0.9
1.1
1.4
2.4
2.9
t
IESU
Input Register Clock Enable Set-Up Time
2.3
2.3
2.3
2.3
2.3
2.3
tIEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
Table 8: I/O Cell Output Delays
Symbol
Parameter
Propagation Delays (ns)
Output Load Capacitance (pF)
3
50
75
100
150
t
OUTLH
Output Delay Low to High
2.1
2.5
3.1
3.6
4.7
tOUTHL
Output Delay High to Low
2.2
2.6
3.2
3.7
4.8
t
PZH
Output Delay Tri-state to High
1.2
1.7
2.2
2.8
3.9
t
PZL
Output Delay Tri-state to Low
1.6
2.0
2.6
3.1
4.2
tPHZ
Output Delay High to Tri-statea
a. These loads are used for tPXZ (see Figure 5)
2.0
-
-
-
-
t
PLZ
Output Delay High to Tri-statea
1.2
-
-
-
-
1ΚΩ
1ΚΩ
tPHZ
tPLZ
5 pF
5 pF


유사한 부품 번호 - QL4016-1PL84C

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
QL4016-1PL84M ETC1-QL4016-1PL84M Datasheet
576Kb / 22P
   90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4016-1PL84M/883 ETC1-QL4016-1PL84M/883 Datasheet
576Kb / 22P
   90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
More results

유사한 설명 - QL4016-1PL84C

제조업체부품명데이터시트상세설명
logo
List of Unclassifed Man...
QL4009 ETC1-QL4009 Datasheet
373Kb / 18P
   9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058 ETC1-QL4058 Datasheet
536Kb / 23P
   58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4016-1PB456M ETC1-QL4016-1PB456M Datasheet
576Kb / 22P
   90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL3012 ETC1-QL3012 Datasheet
239Kb / 14P
   60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3025 ETC1-QL3025 Datasheet
528Kb / 17P
   25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL8025 ETC-QL8025 Datasheet
739Kb / 49P
   LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
logo
Lumileds Lighting Compa...
L1HX-2770200000000 LUMILEDS-L1HX-2770200000000 Datasheet
2Mb / 17P
   Best performance. Most usable light.
20210523
logo
List of Unclassifed Man...
QL2007 ETC1-QL2007 Datasheet
299Kb / 10P
   3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL2009 ETC-QL2009 Datasheet
272Kb / 12P
   3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
logo
ATMEL Corporation
ATF22V10B ATMEL-ATF22V10B Datasheet
886Kb / 14P
   High- Performance EE PLD
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com