전자부품 데이터시트 검색엔진 |
|
CAT24C64WE-GT3 데이터시트(PDF) 7 Page - ON Semiconductor |
|
CAT24C64WE-GT3 데이터시트(HTML) 7 Page - ON Semiconductor |
7 / 16 page CAT24C64 www.onsemi.com 7 READ OPERATIONS Immediate Read To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/W bit set to ‘1’. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 10). The Slave then returns to Standby mode. Selective Read To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the R/W bit set to ‘0’ and then sends two address bytes to the Slave. Rather than completing the Byte Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the R/W bit set to ‘1’. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 11). Sequential Read If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 12). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory. Figure 10. Immediate Read Sequence and Timing SCL SDA 8th Bit STOP NO ACK DATA OUT 89 SLAVE ADDRESS S A C K DATA BYTE N O A C K S T O P P S T A R T BUS ACTIVITY: MASTER SLAVE Figure 11. Selective Read Sequence SLAVE ADDRESS S A C K A C K A C K S T A R T SLAVE S A C K S T A R T P S T O P ADDRESS BYTE ADDRESS BYTE ADDRESS N O A C K DATA BYTE BUS ACTIVITY: MASTER SLAVE Figure 12. Sequential Read Sequence S T O P P SLAVE ADDRESS A C K A C K A C K N O A C K A C K DATA BYTE n DATA BYTE n+1 DATA BYTE n+2 DATA BYTE n+x BUS ACTIVITY: MASTER SLAVE |
유사한 부품 번호 - CAT24C64WE-GT3 |
|
유사한 설명 - CAT24C64WE-GT3 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |