전자부품 데이터시트 검색엔진 |
|
6V49205BNLGI8 데이터시트(PDF) 10 Page - Integrated Device Technology |
|
6V49205BNLGI8 데이터시트(HTML) 10 Page - Integrated Device Technology |
10 / 16 page FREESCALE P10XX AND P20XX SYSTEM CLOCK W/SELECTABLE DDR FREQUENCY 10 REVISION R 11/23/16 6V49205B DATASHEET Byte 0 Frequency and Spread Select Register Bit Name Description Type Default 7 SS4 RW 0 6 SS3 RW 0 5 SS2 RW 0 4 SS1 RW 0 3 SS0 RW 0 2 REF_5_EN Output enable for REF_5 RW 1 1 REF_4_EN Output enable for REF_4 RW 1 0 REF_3_EN Output enable for REF_5 RW 1 Byte 1 Output Enable Register Bit Name Description Type Default 7 REF_2_EN Output enable for REF_2 RW 1 6 REF_1_EN Output enable for REF_1 RW 1 5 REF_0_EN Output enable for REF_0 RW 1 4 USB_CLK1_EN Output enable for USB_CLK1 RW 1 3 USB_CLK2_EN Output enable for USB_CLK2 RW 1 2 CK2.048_0_EN Output enable for CK2.048_0 RW 1 1 CK2.048_1_EN Output enable for CK2.048_1 RW 1 0 DDRCLK_EN Output enable for DDRCLK RW 1 Byte 2 Output Enable Register Bit Name Description Type Default 7 Sys_CCB_EN Output enable for Sys_CCB RW 1 6 PCIe5_EN Output enable for PCIe5 RW 1 5 PCIe4_EN Output enable for PCIe4 RW 1 4 PCIe3_EN Output enable for PCIe3 RW 1 3 PCIe2_EN Output enable for PCIe2 RW 1 2 PCIe1_EN Output enable for PCIe1 RW 1 1 PCIe0_EN Output enable for PCIe0 RW 1 0 125M_EN Output enable for 125M RW 1 Byte 3 Slew Rate Control Register Bit Name Description Type Default 7 USB1_SLEW1 RW 0 6 USB1_SLEW0 RW 1 5 USB2_SLEW1 RW 0 4 USB2_SLEW0 RW 1 3 CK2.048_SLEW1 RW 1 2 CK2.048_SLEW0 RW 1 1 Sys_CCB_SLEW1 RW 0 0 Sys_CCB_SLEW0 RW 1 Byte 4 Slew Rate Control Register Bit Name Description Type Default 7 DDR_Slew1 RW 0 6 DDR_Slew0 RW 1 5 0 4 1 3FS1 RW Latch 2FS0 RW Latch 1 USB1_fSel USB_CLK1 Clock Frequency Select RW 0 0 USB2_fSel USB_CLK2 Clock Frequency Select RW 1 Byte 5 is Reserved Sys_CCB and DDRCLK Spread Selection Table See Table 2: Sys_CCB and DDRCLK Spread Table DDRCLK Slew Rate Control See DDR Electrical Tables Sys_CCB Frequency Select Latch See Table 3: Sys_CCB Frequency Selection 12MHz 24MHz 12MHz 24MHz Reserved Reserved CK2.048_0 and CK2.048_1 Slew Rate Control See CK2.048 Electrical Tables Sys_CCB Slew Rate Control See Sys_CCB Electrical Tables 01 01 USB_CLK1 Slew Rate Control See USB Electrical Tables USB_CLK2 Slew Rate Control See USB Electrical Tables Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled 01 Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled 01 Output Disabled Output Enabled Output Disabled Output Enabled PCIE Spread Selection Table See Table 1: PCIE Spread Table Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled 01 Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled Output Disabled Output Enabled |
유사한 부품 번호 - 6V49205BNLGI8 |
|
유사한 설명 - 6V49205BNLGI8 |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |