전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(HTML) 29 Page - Microchip Technology

부품명 LAN9117
상세내용  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9117 데이터시트(HTML) 29 Page - Microchip Technology

Back Button LAN9117 데이터시트 HTML 25Page - Microchip Technology LAN9117 데이터시트 HTML 26Page - Microchip Technology LAN9117 데이터시트 HTML 27Page - Microchip Technology LAN9117 데이터시트 HTML 28Page - Microchip Technology LAN9117 데이터시트 HTML 29Page - Microchip Technology LAN9117 데이터시트 HTML 30Page - Microchip Technology LAN9117 데이터시트 HTML 31Page - Microchip Technology LAN9117 데이터시트 HTML 32Page - Microchip Technology LAN9117 데이터시트 HTML 33Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002267A-page 29
LAN9117
WRAL (Write All): If erase/write operations are enabled in the EEPROM, this command will cause the contents of the
E2P_DATA register to be written to every EEPROM memory location. The EPC_TO bit is set if the EEPROM does not
respond within 30ms.
Table 3-8, "Required EECLK Cycles", shown below, shows the number of EECLK cycles required for each EEPROM
operation.
3.9.2.2
MAC Address Reload
The MAC address can be reloaded from the EEPROM via a host command to the E2P_CMD register. If a value of 0xA5h
is not found in the first address of the EEPROM, the EEPROM is assumed to be un-programmed and MAC Address
Reload operation will fail. The “MAC Address Loaded” bit indicates a successful load of the MAC address. The EPC_-
LOAD bit is set after a successful reload of the MAC address.
3.9.2.3
EEPROM Command and Data Registers
Refer to Section 5.3.23, "E2P_CMD – EEPROM Command Register," on page 77 and Section 5.3.24, "E2P_DATA –
EEPROM Data Register," on page 79 for a detailed description of these registers. Supported EEPROM operations are
described in these sections.
3.9.2.4
EEPROM Timing
Refer to Section 6.9, "EEPROM Timing," on page 104 for detailed EEPROM timing specifications.
FIGURE 3-10:
EEPROM WRAL CYCLE
TABLE 3-8:
REQUIRED EECLK CYCLES
Operation
Required EECLK Cycles
ERASE
10
ERAL
10
EWDS
10
EWEN
10
READ
18
WRITE
18
WRAL
18
0
EECLK
EEDIO (INPUT)
EEDIO (OUTPUT)
EECS
1
D7
D0
0
01
t
CSL


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 Download

Go To PDF Page


링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn