전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(PDF) 31 Page - Microchip Technology

부품명 LAN9117
부품 상세설명  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9117 데이터시트(HTML) 31 Page - Microchip Technology

Back Button LAN9117 Datasheet HTML 27Page - Microchip Technology LAN9117 Datasheet HTML 28Page - Microchip Technology LAN9117 Datasheet HTML 29Page - Microchip Technology LAN9117 Datasheet HTML 30Page - Microchip Technology LAN9117 Datasheet HTML 31Page - Microchip Technology LAN9117 Datasheet HTML 32Page - Microchip Technology LAN9117 Datasheet HTML 33Page - Microchip Technology LAN9117 Datasheet HTML 34Page - Microchip Technology LAN9117 Datasheet HTML 35Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002267A-page 31
LAN9117
3.10.2.2
D2 Sleep
In this state, as shown in Table 3-9, all clocks to the MAC and host bus are disabled, and the PHY is placed in a reduced
power state. To enter this state, the EDPWRDOWN bit in register 17 of the PHY (Mode Control/Status register) must be
set. This places the PHY in the Energy Detect mode. The PM_MODE bits in the PMT_CTRL register must then be set
to 10b. Upon setting the PM_MODE bits, the LAN9117 will enter the D2 sleep state. The READY bit in PMT_CTRL is
cleared when entering the D2 state.
Note 3-9
If carrier is present when this state is entered detection will occur immediately.
If properly enabled via the ED_EN and PME_EN bits, LAN9117 will assert the PME hardware signal upon detection of
a valid carrier. Upon detection, the WUPS field in PMT_CTRL will be set to a 01b.
Note 3-10
The PME interrupt status bit on the INT_STS register (PME_INT) is set regardless of the setting of
PME_EN.
A write to the BYTE_TEST register, regardless of whether a carrier was detected, will return LAN9117 to the D0 state
and will reset the PM_MODE field to the D0 state. As noted above, the host is required to check the READY bit and
verify that it is set before attempting any other reads or writes of the device. Before LAN9117 is fully awake from this
state the EDPWRDOWN bit in register 17 of the PHY must be cleared in order to wake the PHY. Do not attempt to clear
the EDPWRDOWN bit until the READY bit is set. After clearing the EDPWRDOWN bit the LAN9117 is ready to resume
normal operation. At this time the WUPS field can be cleared.
3.10.2.3
Power Management Event Indicators
Figure 3-11 is a simplified block diagram of the logic that controls the external PME, and internal pme_interrupt signals.
The pme_interrupt signal is used to set the PME_INT status bit in the INT_STS register, which, if enabled, will generate
a host interrupt upon detection of a power management event. The PME_INT status bit in INT_STS will remain set until
the internal pme_interrupt signal is cleared by clearing the WUPS bits, or by clearing the corresponding WOL_EN or
ED_EN bit. After clearing the internal pme_interrupt signal, the PME_INT status bit may be cleared by writing a ‘1’ to
this bit in the INT_STS register. It should be noted that the LAN9117 can generate a host interrupt regardless of the state
of the PME_EN bit, or the external PME signal.
The external PME signal can be setup for pulsed, or static operation. When the PME_IND bit in the PMT_CTRL register
is set to a ‘1’, the external PME signal will be driven active for 50ms upon detection of a wake-up event. When the
PME_IND bit is cleared, the PME signal will be driven continuously upon detection of a wake-up event. The PME signal
is deactivated by clearing the WUPS bits, or by clearing the corresponding WOL_EN or ED_EN bit. The PME signal can
also be deactivated by clearing the PME_EN bit.
TABLE 3-9:
POWER MANAGEMENT STATES
Device Block
D0
(Normal Operation)
D1
(WOL)
D2
(Energy Detect)
PHY
Full ON
Full ON
Energy Detect Power-Down
MAC Power
Management
Full ON
RX Power Mgmt. Block On
OFF
MAC and Host Interface
Full ON
OFF
OFF
Internal Clock
Full ON
Full ON
OFF
Key
CLOCK ON
BLOCK DISABLED – CLOCK ON
FULL OFF


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn