전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(HTML) 35 Page - Microchip Technology

부품명 LAN9117
상세내용  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo 

LAN9117 데이터시트(HTML) 35 Page - Microchip Technology

Zoom Inzoom in Zoom Outzoom out
/ 114 page
 35 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002267A-page 35
LAN9117
• The LAN9117 Receiver must be halted.
• The halting of the LAN9117 receiver must be complete.
• The PHY_CLK_SEL field must be set to 10b. This action will disable the MII clocks to the LAN9117 internal logic
for both the internal PHY, and the external MII interface.
• The host must wait a period of time not less than 5 cycles of the slowest operating clock before executing the next
step in this procedure.
APPLICATION NOTE: For example, if the internal PHY was operating in 10Mbs mode, and the external PHY was
operating at 100Mbs mode, the internal PHY’s TX_CLK and RX_CLK period is the longest,
and will determine the required wait-time. In this case the TX_CLK and RX_CLK period for
the internal PHY is 400ns, therefore the host must wait 2us (5*400ns) before proceeding. If
the clocks of the device being deselected by the switch are not running, they are not
considered in this calculation.
• Set EXT_PHY_SEL described in Section 5.3.9, "HW_CFG—Hardware Configuration Register" to the desired MII
port. This step switches the RXD[3:0], RX_DV, RX_ER, TXD[3:0], TX_EN, CRS and COL signals to the desired
port.
• Set PHY_CLK_SEL described in Section 5.3.9, "HW_CFG—Hardware Configuration Register" to the desired port.
This must be the same port that is selected by EXT_PHY_SEL.
• The host must wait a period of time of not less than 5 cycles of the slowest, newly enabled clock before executing
the next step in this procedure.
• Enable theLAN9117 transmitter.
• Enable the LAN9117 receiver.
The process is complete. The LAN9117 is now operational using the newly selected MII device.
The above procedure must be repeated each time the MII port is switched. The procedure is identical when switching
from internal PHY to external MII, or vice-versa.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn