전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(PDF) 73 Page - Microchip Technology

부품명 LAN9117
부품 상세설명  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9117 데이터시트(HTML) 73 Page - Microchip Technology

Back Button LAN9117 Datasheet HTML 69Page - Microchip Technology LAN9117 Datasheet HTML 70Page - Microchip Technology LAN9117 Datasheet HTML 71Page - Microchip Technology LAN9117 Datasheet HTML 72Page - Microchip Technology LAN9117 Datasheet HTML 73Page - Microchip Technology LAN9117 Datasheet HTML 74Page - Microchip Technology LAN9117 Datasheet HTML 75Page - Microchip Technology LAN9117 Datasheet HTML 76Page - Microchip Technology LAN9117 Datasheet HTML 77Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002267A-page 73
LAN9117
5.3.15
GPT_CFG-GENERAL PURPOSE TIMER CONFIGURATION REGISTER
This register configures the General Purpose timer. The GP Timer can be configured to generate host interrupts at inter-
vals defined in this register.
10:8
GPIO Direction 0-2 (GPDIRn). When set, enables the corresponding GPIO as
output. When cleared the GPIO is enabled as an input.
GPIO0 – bit 8
GPIO1 – bit 9
GPIO2 – bit 10
R/W
0000
7:5
Reserved
RO
-
4:3
GPO Data 3-4 (GPODn). The value written is reflected on GPOn.
GPO3 – bit 3
GPO4 – bit 4
R/W
00
2:0
GPIO Data 0-2 (GPIODn). When enabled as an output, the value written is
reflected on GPIOn. When read, GPIOn reflects the current state of the
corresponding GPIO pin.
GPIO0 – bit 0
GPIO1 – bit 1
GPIO2 – bit 2
R/W
000
TABLE 5-4:
EEPROM ENABLE BIT DEFINITIONS
[22]
[21]
[20]
EEDIO Function
EECLK Function
0
0
0
EEDIO
EECLK
0
0
1
GPO3
GPO4
0
1
0
Reserved
0
1
1
GPO3
RX_DV
1
0
0
Reserved
1
0
1
TX_EN
GPO4
1
1
0
TX_EN
RX_DV
11
1
TX_CLK
RX_CLK
Offset:
8Ch
Size:
32 bits
Bits
Description
Type
Default
31-30
Reserved
RO
-
29
GP Timer Enable (TIMER_EN). When a one is written to this bit the GP
Timer is put into the run state. When cleared, the GP Timer is halted. On the
1 to 0 transition of this bit the GPT_LOAD field will be preset to FFFFh.
R/W
0
28-16
Reserved
RO
-
15-0
General Purpose Timer Pre-Load (GPT_LOAD). This value is pre-loaded
into the GP-Timer.
R/W
FFFFh
Bits
Description
Type
Default


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn