전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(HTML) 83 Page - Microchip Technology

부품명 LAN9117
상세내용  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo 

LAN9117 데이터시트(HTML) 83 Page - Microchip Technology

Zoom Inzoom in Zoom Outzoom out
/ 114 page
 83 / 114 page
background image
 2005-2016 Microchip Technology Inc.
DS00002267A-page 83
LAN9117
Table 5-7 below illustrates the byte ordering of the ADDRL and ADDRH registers with respect to the reception of the
Ethernet physical address. Also shown is the correlation between the EEPROM addresses and ADDRL and ADDRH
registers.
As an example, if the desired Ethernet physical address is 12-34-56-78-9A-BC, the ADDRL and ADDRH registers would
be programmed as shown in Figure 5-2. The values required to automatically load this configuration from the EEPROM
are also shown.
5.4.4
HASHH—MULTICAST HASH TABLE HIGH REGISTER
The 64-bit Multicast table is used for group address filtering. For hash filtering, the contents of the destination address
in the incoming frame is used to index the contents of the Hash table. The most significant bit determines the register
to be used (Hi/Low), while the other five bits determine the bit within the register. A value of 00000 selects Bit 0 of the
Multicast Hash Table Lo register and a value of 11111 selects the Bit 31 of the Multicast Hash Table Hi register.
If the corresponding bit is 1, then the multicast frame is accepted. Otherwise, it is rejected. If the “Pass All Multicast” (MCPAS)
bit is set (1), then all multicast frames are accepted regardless of the multicast hash values.
The Multicast Hash Table Hi register contains the higher 32 bits of the hash table and the Multicast Hash Table Low
register contains the lower 32 bits of the hash table.
TABLE 5-7:
ADDRL, ADDRH AND EEPROM BYTE ORDERING
EEPROM ADDRESS
ADDRN
ORDER OF RECEPTION ON ETHERNET
0x01
ADDRL[7:0]
1st
0x02
ADDRL[15:8]
2nd
0x03
ADDRL[23:16]
3rd
0x04
ADDRL[31:24]
4th
0x05
ADDRH[7:0]
5th
0x06
ADDRH[15:8]
6th
FIGURE 5-2:
EXAMPLE ADDRL, ADDRH AND EEPROM SETUP
Note:
By convention, the left most byte of the Ethernet address (in this example 0x12) is the most significant byte
and is transmitted/received first.
Offset:
4
Attribute:
R/W
Default Value:
00000000h
Size:
32 bits
Bits
Description
31-0
Upper 32 bits of the 64-bit Hash Table
0x12
0
7
0x34
8
15
0x56
16
23
0x78
24
31
ADDRL
0x9A
0
7
0xBC
8
15
ADDRH
xx
16
23
xx
24
31
0xA5
0x12
0x34
0x56
0x78
0x9A
0xBC
0x00
0x01
0x02
0x03
0x04
0x05
0x06
EEPROM


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 Download




링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn