 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
LAN9117 데이터시트(HTML) 90 Page - Microchip Technology |
|
||||||||||||||||||||||||||||||
LAN9117 데이터시트(HTML) 90 Page - Microchip Technology |
|
|
90 / 114 page 
LAN9117 DS00002267A-page 90 2005-2016 Microchip Technology Inc. 5.5.4 PHY IDENTIFIER 2 5.5.5 AUTO-NEGOTIATION ADVERTISEMENT Note 5-3 When both symmetric PAUSE and asymmetric PAUSE support are advertised (value of 11), the device will only be configured to, at most, one of the two settings upon auto-negotiation completion. Note 5-4 This default value of this bit is determined by Pin 74 "SPEED_SEL". Please refer to the pin description section for more details. Index (In Decimal): 3 Size: 16-bits Bits Description Type Default 15-10 PHY ID Number b. Assigned to the 19th through 24th bits of the OUI. RO 0xC0D1h 9 - 4 Model Number. Six-bit manufacturer’s model number. RO 3 - 0 Revision Number. Four-bit manufacturer’s revision number. RO Index (In Decimal): 4 Size: 16-bits Bits Description Type Default 15-14 Reserved RO 00 13 Remote Fault. 1 = remote fault detected, 0 = no remote fault R/W 0 12 Reserved R/W 0 11-10 Pause Operation. (See Note 5-3) 00 No PAUSE 01 Symmetric PAUSE 10 Asymmetric PAUSE 11 Advertise support for both Symmetric PAUSE and Asymmetric PAUSE R/W 00 9 Reserved RO 0 8 100Base-TX Full Duplex. 1 = TX with full duplex, 0 = no TX full duplex ability R/W See Note 5-4 7 100Base-TX. 1 = TX able, 0 = no TX ability R/W 1 6 10Base-T Full Duplex. 1 = 10Mbps with full duplex 0 = no 10Mbps with full duplex ability R/W See Note 5-4 5 10Base-T. 1 = 10Mbps able, 0 = no 10Mbps ability R/W See Note 5-4 4:0 Selector Field. [00001] = IEEE 802.3 R/W 00001 |
|
Korean ▼ 
English
Chinese
German
Japanese
Russian
Spanish
French
Italian
Portuguese
Polish
Vietnamese
