전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(HTML) 92 Page - Microchip Technology

부품명 LAN9117
상세내용  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100% Zoom Out
제조사  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9117 데이터시트(HTML) 92 Page - Microchip Technology

Back Button LAN9117 데이터시트 HTML 88Page - Microchip Technology LAN9117 데이터시트 HTML 89Page - Microchip Technology LAN9117 데이터시트 HTML 90Page - Microchip Technology LAN9117 데이터시트 HTML 91Page - Microchip Technology LAN9117 데이터시트 HTML 92Page - Microchip Technology LAN9117 데이터시트 HTML 93Page - Microchip Technology LAN9117 데이터시트 HTML 94Page - Microchip Technology LAN9117 데이터시트 HTML 95Page - Microchip Technology LAN9117 데이터시트 HTML 96Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 114 page
background image
LAN9117
DS00002267A-page 92
 2005-2016 Microchip Technology Inc.
5.5.8
MODE CONTROL/STATUS
5.5.9
SPECIAL MODES
1
Page Received.
1 = new page received
0 = new page not yet received
RO/LH
0
0
Link Partner Auto-Negotiation Able.
1 = link partner has auto-negotiation ability
0 = link partner does not have auto-negotiation ability
RO
0
Index (In Decimal):
17
Size:
16-bits
Bits
Description
Type
Default
15-14
Reserved. Write as 0; ignore on read.
RW
0
13
EDPWRDOWN. Enable the Energy Detect Power-Down mode:
0=Energy Detect Power-Down is disabled
1=Energy Detect Power-Down is enabled
RW
0
12-2
Reserved. Write as 0, ignore on read
RW
0
1
ENERGYON. Indicates whether energy is detected This bit goes to a “0” if
no valid energy is detected within 256ms. Reset to “1” by hardware reset,
unaffected by SW reset.
RO
1
0
Reserved. Write as “0”. Ignore on read.
RW
0
Index (In Decimal):
18
Size:
16-bits
Address
Description
Type
Default
15-8
Reserved
RW,
NASR
7:5
MODE: PHY Mode of operation. Refer to Table 5-9 for more details.
RW,
NASR
See
Table 5-9
4:0
PHYAD: PHY Address:
The PHY Address is used for the SMI address.
RW,
NASR
00001b
TABLE 5-9:
MODE CONTROL
Mode
Mode Definitions
Default Register Bit Values
Register 0
Register 4
[13,12,10,8]
[8,7,6,5]
000
10Base-T Half Duplex. Auto-negotiation disabled.
0000
N/A
001
10Base-T Full Duplex. Auto-negotiation disabled.
0001
N/A
010
100Base-TX Half Duplex. Auto-negotiation disabled.
CRS is active during Transmit & Receive.
1000
N/A
011
100Base-TX Full Duplex. Auto-negotiation disabled.
CRS is active during Receive.
1001
N/A
Bits
Description
Type
Default


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 Download

Go To PDF Page


링크 URL



Privacy Policy
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ]  

Alldatasheet는?   |   광고문의    |   운영자에게 연락하기   |   개인정보취급방침   |   즐겨찾기   |   링크교환   |   제조사별 검색
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn