전자부품 데이터시트 검색엔진
  Korean  ▼

Delete All
ON OFF
ALLDATASHEET.CO.KR

X  

Preview PDF Download HTML

LAN9117 데이터시트(PDF) 98 Page - Microchip Technology

부품명 LAN9117
부품 상세설명  High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Download  114 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MICROCHIP [Microchip Technology]
홈페이지  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN9117 데이터시트(HTML) 98 Page - Microchip Technology

Back Button LAN9117 Datasheet HTML 94Page - Microchip Technology LAN9117 Datasheet HTML 95Page - Microchip Technology LAN9117 Datasheet HTML 96Page - Microchip Technology LAN9117 Datasheet HTML 97Page - Microchip Technology LAN9117 Datasheet HTML 98Page - Microchip Technology LAN9117 Datasheet HTML 99Page - Microchip Technology LAN9117 Datasheet HTML 100Page - Microchip Technology LAN9117 Datasheet HTML 101Page - Microchip Technology LAN9117 Datasheet HTML 102Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 114 page
background image
LAN9117
DS00002267A-page 98
 2005-2016 Microchip Technology Inc.
6.3
PIO Burst Reads
In this mode, performance is improved by allowing up to 16, WORD read cycles back-to-back. PIO Burst Reads can be
performed using Chip Select (nCS) or Read Enable (nRD). Either or both of these control signals must go high between
bursts for the period specified.
Note:
A PIO Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both nCS
and nRD are deasserted. They may be asserted and deasserted in any order.
FIGURE 6-2:
LAN9117 PIO BURST READ CYCLE TIMING
Note:
The “Data Bus” width is 16 bits.
TABLE 6-4:
PIO BURST READ TIMING
Symbol
Description
MIN
TYP
MAX
Units
tcsh
nCS, nRD Deassertion Time
13
ns
tcsdv
nCS, nRD Valid to Data Valid
30
ns
tacyc
Address Cycle Time
45
tasu
Address Setup to nCS, nRD valid
0
ns
tadv
Address Stable to Data Valid
40
tah
Address Hold Time
0
ns
tdon
Data Buffer Turn On Time
0
ns
tdoff
Data Buffer Turn Off Time
7
ns
tdoh
Data Output Hold Time
0
ns
Note:
A PIO Burst Read cycle begins when both nCS and nRD are asserted. The cycle ends when either or both
nCS and nRD are deasserted. They may be asserted and deasserted in any order.
Data Bus
nCS, nRD
A[7:5]
A[4:1]


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn