전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TP3070V 데이터시트(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 TP3070V
상세설명  COMBO II Programmable PCM CODEC/Filter
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3070V 데이터시트(HTML) 4 Page - National Semiconductor (TI)

  TP3070V Datasheet HTML 1Page - National Semiconductor (TI) TP3070V Datasheet HTML 2Page - National Semiconductor (TI) TP3070V Datasheet HTML 3Page - National Semiconductor (TI) TP3070V Datasheet HTML 4Page - National Semiconductor (TI) TP3070V Datasheet HTML 5Page - National Semiconductor (TI) TP3070V Datasheet HTML 6Page - National Semiconductor (TI) TP3070V Datasheet HTML 7Page - National Semiconductor (TI) TP3070V Datasheet HTML 8Page - National Semiconductor (TI) TP3070V Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 26 page
background image
Functional Description (Continued)
POWER-DOWN STATE
Following a period of activity in the powered-up state the
power-down state may be re-entered by writing any of the
control instructions into the serial control port with the “P” bit
set to “1” as indicated in
Table 1. It is recommended that the
chip be powered down before writing any additional instruc-
tions. In the power-down state, all non-essential circuitry is
de-activated and the D
X0 (and DX1) outputs are in the high
impedance TRI-STATE condition.
The coefficients stored in the Hybrid Balance circuit and the
Gain Control registers, the data in the LDR and ILR, and all
control bits remain unchanged in the power-down state un-
less changed by writing new data via the serial control port,
which remains active. The outputs of the Interface Latches
also remain active, maintaining the ability to monitor and
control the SLIC.
TRANSMIT FILTER AND ENCODER
The Transmit section input, VF
XI, is a high impedance sum-
ming input which is used as the differencing point for the in-
ternal hybrid balance cancellation signal. No external com-
ponents are necessary to set the gain. Following this circuit
is a programmable gain/attenuation amplifier which is con-
trolled by the contents of the Transmit Gain Register (see
Programmable Functions section). An active pre-filter then
precedes the 3rd order high-pass and 5th order low-pass
switched capacitor filters. The A/D converter has a com-
pressing characteristic according to the standard CCITT A or
µ255 coding laws, which must be selected by a control in-
struction during initialization (see
Table 1 and Table 2). A pre-
cision on-chip voltage reference ensures accurate and highly
stable transmission levels. Any offset voltage arising in the
gain-set amplifier, the filters or the comparator is canceled by
an internal auto-zero circuit.
Each encode cycle begins immediately following the as-
signed Transmit time-slot. The total signal delay referenced
to the start of the time-slot is approximately 165 µs (due to
the Transmit Filter) plus 125 µs (due to encoding delay),
which totals 290 µs. Data is shifted out on D
X0orDX1 during
the selected time slot on eight rising edges of BCLK.
DECODER AND RECEIVE FILTER
PCM data is shifted into the Decoder’s Receive PCM Regis-
ter via the D
R0orDR1 pin during the selected time-slot on
the 8 falling edges of BCLK. The Decoder consists of an ex-
panding DAC with either A or µ255 law decoding character-
istic, which is selected by the same control instruction used
to select the Encode law during initialization. Following the
Decoder is a 5th order low-pass switched capacitor filter with
integral Sin x/x correction for the 8 kHz sample and hold. A
programmable gain amplifier, which must be set by writing to
the Receive Gain Register, is included, and finally a Power
Amplifier capable of driving a 300
Ω load to ±3.5V, a 600Ω
load to ±3.8V or a 15 k
Ω load to ±4.0V at peak overload.
A decode cycle begins immediately after the assigned re-
ceive time-slot, and 10 µs later the Decoder DAC output is
updated. The total signal delay is 10 µs plus 120 µs (filter de-
lay) plus 62.5 µs (12 frame) which gives approximately 190
µs.
PCM INTERFACE
The FS
X and FSR frame sync inputs determine the begin-
ning of the 8-bit transmit and receive time-slots respectively.
They may have any duration from a single cycle of BCLK
HIGH to one MCLK period LOW. Two different relationships
may be established between the frame sync inputs and the
actual time-slots on the PCM busses by setting bit 3 in the
Control Register (see
Table 2). Non-delayed data mode is
similar to long-frame timing on the TP3050/60 series of de-
vices (COMBO); time-slots begin nominally coincident with
the rising edge of the appropriate FS input. The alternative is
to use Delayed Data mode, which is similar to short-frame
sync timing on COMBO, in which each FS input must be high
at least a half-cycle of BCLK earlier than the time-slot. The
Time-Slot Assignment circuit on the device can only be used
with Delayed Data timing.
When using Time-Slot Assignment, the beginning of the first
time-slot in a frame is identified by the appropriate FS input.
The actual transmit and receive time-slots are then deter-
mined by the internal Time-Slot Assignment counters.
Transmit and Receive frames and time-slots may be skewed
from each other by any number of BCLK cycles. During each
assigned Transmit time-slot, the selected D
X0/1 output shifts
data out from the PCM register on the rising edges of BCLK.
TS
X0 (or TSX1 as appropriate) also pulls low for the first 7
1
2
bit times of the time-slot to control the TRI-STATE Enable of
a backplane line-driver. Serial PCM data is shifted into the
selected D
R0/1 input during each assigned Receive time-slot
on the falling edges of BCLK. D
X0orDX1 and DR0orDR1
are selectable on the TP3070 only, see Section 6.
www.national.com
4


유사한 부품 번호 - TP3070V

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TP3070V-G TI1-TP3070V-G Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
TP3070V-G/63SN TI1-TP3070V-G/63SN Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
TP3070V-G/NOPB TI1-TP3070V-G/NOPB Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
TP3070V-XG TI1-TP3070V-XG Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
TP3070V-XG/NOPB TI1-TP3070V-XG/NOPB Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
More results

유사한 설명 - TP3070V

제조업체부품명데이터시트상세설명
logo
Texas Instruments
TP3070V-XG TI1-TP3070V-XG Datasheet
381Kb / 28P
[Old version datasheet]   TP3070, TP3071, TP3070-X COMBO II Programmable PCM CODEC/Filter
logo
National Semiconductor ...
TP3076 NSC-TP3076 Datasheet
222Kb / 18P
   COMBO II Programmable PCM CODEC/Filter for ISDN and Digital Phone Applications
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Asahi Kasei Microsystem...
AK2304A AKM-AK2304A Datasheet
419Kb / 17P
   QUAD PCM CODEC/FILTER COMBO LSI
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Asahi Kasei Microsystem...
AK2302 AKM-AK2302 Datasheet
488Kb / 16P
   Dual PCM Codec/Filter COMBO LSI
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
logo
Integrated Device Techn...
IDT821068 IDT-IDT821068 Datasheet
589Kb / 45P
   OCTAL PROGRAMMABLE PCM CODEC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com