전자부품 데이터시트 검색엔진 |
|
FIN1218MTD 데이터시트(PDF) 3 Page - Fairchild Semiconductor |
|
FIN1218MTD 데이터시트(HTML) 3 Page - Fairchild Semiconductor |
3 / 17 page 3 www.fairchildsemi.com Transmitters Pin Descriptions Connection Diagram FIN1217 and FIN1215 (21:3 Transmitter) Pin Assignment for TSSOP Pin Names I/O Type Number of Pins Description of Signals TxIn I 21 LVTTL Level Inputs TxCLKIn I 1 LVTTL Level Clock Input The rising edge is for data strobe. TxOut + O 3 Positive LVDS Differential Data Output TxOut − O 3 Negative LVDS Differential Data Output TxCLKOut + O 1 Positive LVDS Differential Clock Output TxCLKOut − O 1 Negative LVDS Differential Clock Output PwrDn I 1 LVTTL Level Power-Down Input Assertion (LOW) puts the outputs in high-impedance state. PLL VCC I 1 Power Supply Pin for PLL PLL GND I 2 Ground Pins for PLL LVDS VCC I 1 Power Supply Pin for LVDS Outputs LVDS GND I 3 Ground Pins for LVDS Outputs VCC I 4 Power Supply Pins for LVTTL Inputs GND I 5 Ground pins for LVTTL Inputs NC No Connect |
유사한 부품 번호 - FIN1218MTD |
|
유사한 설명 - FIN1218MTD |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |