전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8160Z36DGT-333V 데이터시트(PDF) 11 Page - GSI Technology

부품명 GS8160Z36DGT-333V
상세설명  18Mb Pipelined and Flow Through Synchronous NBT SRAMs
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8160Z36DGT-333V 데이터시트(HTML) 11 Page - GSI Technology

Back Button GS8160Z36DGT-333V Datasheet HTML 7Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 8Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 9Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 10Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 11Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 12Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 13Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 14Page - GSI Technology GS8160Z36DGT-333V Datasheet HTML 15Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 23 page
background image
GS8160Z18/36DGT-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03a 9/2013
11/22
© 2011, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Mode Name
Pin Name
State
Function
Burst Order Control
LBO
L
Linear Burst
H
Interleaved Burst
Output Register Control
FT
L
Flow Through
H or NC
Pipeline
Power Down Control
ZZ
L or NC
Active
H
Standby, IDD = ISB
Note:
There is a pull-up device on the FT pin and a pull-down device on the ZZ pin , so this input pin can be unconnected and the chip will operate in
the default states as specified in the above tables.
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0]
A[1:0]
A[1:0]
A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0]
A[1:0]
A[1:0]
A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
Burst Counter Sequences


유사한 부품 번호 - GS8160Z36DGT-333V

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8160Z36DGT-200I GSI-GS8160Z36DGT-200I Datasheet
246Kb / 24P
   18Mb Pipelined and Flow Through Synchronous NBT SRAMs
More results

유사한 설명 - GS8160Z36DGT-333V

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8160Z36DGT-200I GSI-GS8160Z36DGT-200I Datasheet
246Kb / 24P
   18Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8162Z18BB-V GSI-GS8162Z18BB-V Datasheet
1Mb / 33P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8162Z72C GSI-GS8162Z72C Datasheet
1Mb / 31P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8162Z72CC-V GSI-GS8162Z72CC-V Datasheet
1Mb / 27P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8160Z18CT GSI-GS8160Z18CT Datasheet
575Kb / 23P
   18Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z18T-V GSI-GS8320Z18T-V Datasheet
1,013Kb / 23P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8321Z18E GSI-GS8321Z18E Datasheet
1Mb / 34P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS880Z18T-100 GSI-GS880Z18T-100 Datasheet
404Kb / 25P
   8Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320Z18T GSI-GS8320Z18T Datasheet
463Kb / 24P
   36Mb Pipelined and Flow Through Synchronous NBT SRAMs
logo
List of Unclassifed Man...
GS882Z18B-100 ETC-GS882Z18B-100 Datasheet
802Kb / 34P
   8Mb Pipelined and Flow Through Synchronous NBT SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com