전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

GS8256418GD-333I 데이터시트(PDF) 1 Page - GSI Technology

부품명 GS8256418GD-333I
상세설명  16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  GSI [GSI Technology]
홈페이지  http://www.gsitechnology.com
Logo GSI - GSI Technology

GS8256418GD-333I 데이터시트(HTML) 1 Page - GSI Technology

  GS8256418GD-333I Datasheet HTML 1Page - GSI Technology GS8256418GD-333I Datasheet HTML 2Page - GSI Technology GS8256418GD-333I Datasheet HTML 3Page - GSI Technology GS8256418GD-333I Datasheet HTML 4Page - GSI Technology GS8256418GD-333I Datasheet HTML 5Page - GSI Technology GS8256418GD-333I Datasheet HTML 6Page - GSI Technology GS8256418GD-333I Datasheet HTML 7Page - GSI Technology GS8256418GD-333I Datasheet HTML 8Page - GSI Technology GS8256418GD-333I Datasheet HTML 9Page - GSI Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 35 page
background image
GS8256418/36(GB/GD)-400/333/250/200
16M x 18, 8M x 36
288Mb DCD Sync Burst SRAMs
400 MHz–200 MHz
2.5 V or 3.3 V VDD
2.5 V or 3.3 V I/O
119- & 165-Bump BGA
Commercial Temp
Industrial Temp
Rev: 1.03 5/2017
1/34
© 2015, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Features
• FT pin for user-configurable flow through or pipeline operation
• Single/Dual Cycle Deselect selectable
• IEEE 1149.1 JTAG-compatible Boundary Scan
• ZQ mode pin for user-selectable high/low output drive
• 2.5 V +10%/–10% core power supply
• 3.3 V +10%/–10% core power supply
• 2.5 V or 3.3 V I/O supply
• LBO pin for Linear or Interleaved Burst mode
• Internal input resistors on mode pins allow floating mode pins
• Byte Write (BW) and/or Global Write (GW) operation
• Internal self-timed write cycle
• ZZ pin for automatic power-down
• RoHS-compliant 119-bump and 165-bump BGA packages
Functional Description
Applications
The GS8256418/36 is a
301,989,888-bit high performance
synchronous SRAM with a 2-bit burst address counter. Although
of a type originally developed for Level 2 Cache applications
supporting high performance CPUs, the device now finds
application in synchronous SRAM applications, ranging from
DSP main store to networking chip set support.
Controls
Addresses, data I/Os, chip enable (E1), address burst control
inputs (ADSP, ADSC, ADV), and write control inputs (Bx, BW,
GW) are synchronous and are controlled by a positive-edge-
triggered clock input (CK). Output enable (G) and power down
control (ZZ) are asynchronous inputs. Burst cycles can be initiated
with either ADSP or ADSC inputs. In Burst mode, subsequent
burst addresses are generated internally and are controlled by
ADV. The burst address counter may be configured to count in
either linear or interleave order with the Linear Burst Order (LBO)
input. The Burst function need not be used. New addresses can be
loaded on every cycle with no degradation of chip performance.
Flow Through/Pipeline Reads
The function of the Data Output register can be controlled by the
user via the FT mode . Holding the FT mode pin low places the
RAM in Flow Through mode, causing output data to bypass the
Data Output Register. Holding FT high places the RAM in
Pipeline mode, activating the rising-edge-triggered Data Output
Register.
DCD Pipelined Reads
The GS8256418/36 is a DCD (Dual Cycle Deselect) pipelined
synchronous SRAM. DCD SRAMs pipeline disable commands to
the same degree as read commands. DCD RAMs hold the deselect
command for one full cycle and then begin turning off their
outputs just after the second rising edge of clock.
Byte Write and Global Write
Byte write operation is performed by using Byte Write enable
(BW) input combined with one or more individual byte write
signals (Bx). In addition, Global Write (GW) is available for
writing all bytes at one time, regardless of the Byte Write control
inputs.
FLXDrive™
The ZQ pin allows selection between high drive strength (ZQ low)
for multi-drop bus applications and normal drive strength (ZQ
floating or high) point-to-point applications. See the Output Driver
Characteristics chart for details.
Core and Interface Voltages
The GS8256418/36 operates on a 2.5 V or 3.3 V power supply.
All input are 3.3 V and 2.5 V compatible. Separate output power
Parameter Synopsis
-400
-333
-250
-200
Unit
Pipeline
3-1-1-1
tKQ
tCycle
2.5
2.5
2.5
3.0
2.5
4.0
3.0
5.0
ns
ns
Curr (x18)
Curr (x36)
730
820
650
720
540
590
520
470
mA
mA
Flow Through
2-1-1-1
tKQ
tCycle
4.0
4.0
4.5
4.5
5.5
5.5
6.5
6.5
ns
ns
Curr (x18)
Curr (x36)
520
540
500
550
440
500
410
470
mA
mA


유사한 부품 번호 - GS8256418GD-333I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8256418GD-333I GSI-GS8256418GD-333I Datasheet
431Kb / 35P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8256418GD-333IV GSI-GS8256418GD-333IV Datasheet
422Kb / 33P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8256418GD-333IV GSI-GS8256418GD-333IV Datasheet
422Kb / 33P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
More results

유사한 설명 - GS8256418GD-333I

제조업체부품명데이터시트상세설명
logo
GSI Technology
GS8256436GD-250I GSI-GS8256436GD-250I Datasheet
431Kb / 35P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8256418GB-250I GSI-GS8256418GB-250I Datasheet
431Kb / 35P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8256436GD-200IV GSI-GS8256436GD-200IV Datasheet
422Kb / 33P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8256436GB-200IV GSI-GS8256436GB-200IV Datasheet
422Kb / 33P
   16M x 18, 8M x 36 288Mb DCD Sync Burst SRAMs
GS8128236GB-200IV GSI-GS8128236GB-200IV Datasheet
455Kb / 35P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128218GB-250I GSI-GS8128218GB-250I Datasheet
462Kb / 37P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128218GD-250I GSI-GS8128218GD-250I Datasheet
462Kb / 37P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS8128236GD-200IVV GSI-GS8128236GD-200IVV Datasheet
455Kb / 35P
   8M x 18, 4M x 36 144Mb S/DCD Sync Burst SRAMs
GS816218BB GSI-GS816218BB Datasheet
1Mb / 37P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
GS816218BB-V GSI-GS816218BB-V Datasheet
1Mb / 31P
   1M x 18, 512K x 36 18MbS/DCD Sync Burst SRAMs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com