전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

DAC38RF93IAAVR 데이터시트(PDF) 9 Page - Texas Instruments

Click here to check the latest version.
부품명 DAC38RF93IAAVR
상세설명  Dual- or Single-Channel, Single-Ended or Differential Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface and On-Chip PLL
Download  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

DAC38RF93IAAVR 데이터시트(HTML) 9 Page - Texas Instruments

Back Button DAC38RF93IAAVR Datasheet HTML 5Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 6Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 7Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 8Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 9Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 10Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 11Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 12Page - Texas Instruments DAC38RF93IAAVR Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 155 page
background image
9
DAC38RF80, DAC38RF83, DAC38RF84
DAC38RF85, DAC38RF90, DAC38RF93
www.ti.com
SLASEA3C – DECEMBER 2016 – REVISED JULY 2017
DAC38RF83 DAC38RF93
Submit Documentation Feedback
Copyright © 2016–2017, Texas Instruments Incorporated
Pin Functions - DAC38RF83, DAC38RF93, DAC38RF85 (continued)
PIN
I/O
DESCRIPTION
NAME
NO.
SYSREF+
A3
I
LVPECL SYSREF positive input, internal 100 Ω differential termination, self biased. This
positive/negative pair is captured with the rising edge of DACCLKP/N. It is used for multiple DAC
synchronization.
SYSREF-
A4
I
LVPECL SYSREF negative input, self biased, internal 100 Ω differential termination. (See the SYSREF+
description)
TCLK
K4
I
JTAG test clock. Internal pull-down
TDI
H4
I
JTAG test data in. Internal pull-up
TDO
J4
O
JTAG test data out. Internal pull-up
TESTMODE
K3
-
This pin is used for factory testing.
Recommended to connect to ground for normal operation.
TMS
K5
I
JTAG test mode select. Internal pull-up
TRST
J5
I
JTAG test reset. Internal pull-up. Must be connected to ground if not used
TXENABLE
K6
I
Transmit enable active high input. Internal pull-down.
This pin is ORed with spi_txenable bit in JESD_FIFO register to enable analog output data transmission.
To enable analog output data transmission, pull the CMOS TXENABLE pin to high.
To disable analog output, pull CMOS TXENABLE pin to low. The DAC output is forced to midscale.
VDDA1
F11, J11
I
Analog 1 V supply voltage. Must be separated from VDDDIG1 supply for best performance.
VDDA18
G11, H11
I
Analog 1.8 V supply voltage. (1.8 V)
VDDPLL1
D8, E8
I
Analog 1 V supply for PLL.
VDDAPLL18
B9, B10
I
PLL analog supply voltage. (1.8 V)
VDDAVCO18
D9, E9
I
Analog supply voltage for VCO (1.8 V)
VDDCLK1
G9, H9
I
Internal clock buffer supply voltage (1 V).
It is recommended to isolate this supply from VDDDIG1 and VDDA1.
VDDL1_1
G8, H8
I
DAC core supply voltage. (1 V)
VDDL2_1
G10, H10
I
DAC core supply voltage. (1 V)
VDDDIG1
A5, B5, C5, D5, D7, E3,
E4, E5, E6, F4, F5, G4,
G5
I
Digital supply voltage. (1 V).
It is recommended to isolate this supply from VDDCLK1 and VDDA1.
VDDE1
F7, H7, G6, J6
I
Digital Encoder supply voltage (1 V).
Must be separated from VDDDIG1 supply for best performance.
VDDIO18
H5
I
Supply voltage for all digital I/O and CMOS I/O (1.8 V).
VDDOUT18
G12, H12
I
DAC output supply. (1.8 V)
VDDR18
H2, J2
I
Supply voltage for SerDes. (1.8 V)
VDDS18
B3, B4
I
Supply voltage for LVDS SYNC0+/- and SYNC1+/- (1.8 V)
VDDT1
H3, J3
I
Supply voltage for SerDes termination. (1 V)
VDDTX1
B6
I
Supply voltage for divided clock output. (1 V)
VDDTX18
B7
I
Supply voltage for divided clock output . (1.8 V)
VEE18N
D10, E10, K10, L10
I
Analog supply voltage. (-1.8 V)
VOUT1+
L12
O
DAC channel 1 output.
VOUT1-
K12
O
DAC channel 1 complementary output.
VOUT2+
D12
O
DAC channel 2 output. Leave pin floating in DAC38RF85
VOUT2-
E12
O
DAC channel 2 complementary output. Leave pin floating in DAC38RF85
VSENSE
D4
O
Test pin for on chip parametrics. Can be left floating.
VSSCLK
A8, A11, B8, B11, B12,
F8, F9, F10, J8, J9, J10
-
Clock ground.


유사한 부품 번호 - DAC38RF93IAAVR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC38RF93IAAVR TI1-DAC38RF93IAAVR Datasheet
2Mb / 152P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF93IAAVR TI1-DAC38RF93IAAVR Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
More results

유사한 설명 - DAC38RF93IAAVR

제조업체부품명데이터시트상세설명
logo
Texas Instruments
DAC38RF80 TI1-DAC38RF80_17 Datasheet
3Mb / 155P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF80 TI1-DAC38RF80 Datasheet
2Mb / 152P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended or Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip PLL
DAC38RF86 TI1-DAC38RF86 Datasheet
2Mb / 141P
[Old version datasheet]   Dual- or Single-Channel, Single-Ended, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface and On-Chip GSM PLL
DAC38RF82 TI1-DAC38RF82 Datasheet
2Mb / 139P
[Old version datasheet]   Dual-Channel, Differential-Output, 14-bit, 9-GSPS, RF-Sampling DAC with JESD204B Interface, On-Chip PLL and Wide-Band Interpolation
DAC38RF82 TI1-DAC38RF82_17 Datasheet
3Mb / 140P
[Old version datasheet]   Dual-Channel, Differential-Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface, On-Chip PLL and Wide-Band Interpolation
AFE7422 TI1-AFE7422 Datasheet
78Kb / 4P
[Old version datasheet]   Dual-Channel, RF-Sampling AFE With 14-Bit, 9-GSPS DACs and 14-Bit, 3-GSPS ADCs
AFE7422 TI1-AFE7422_V01 Datasheet
362Kb / 8P
[Old version datasheet]   AFE7422 Dual-channel, RF-sampling AFE with 14-bit, 9-GSPS DACs and 14-bit, 3-GSPS ADCs
AFE7444 TI1-AFE7444 Datasheet
79Kb / 4P
[Old version datasheet]   Quad-Channel, RF-Sampling AFE With 14-Bit, 9-GSPS DACs and 14-Bit, 3-GSPS ADCs
ADC12DJ5200RF TI1-ADC12DJ5200RF Datasheet
1Mb / 144P
[Old version datasheet]   10.4-GSPS Single-Channel or 5.2-GSPS Dual-Channel, 12-bit, RF-Sampling Analog-to-Digital Converter (ADC)
ADC12DJ3200QML-SP TI1-ADC12DJ3200QML-SP Datasheet
1Mb / 134P
[Old version datasheet]   6.4-GSPS, Single-Channel or 3.2-GSPS, Dual-Channel, 12-Bit, RF-Sampling Analog-to-Digital Converter (ADC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL




개인정보취급방침
ALLDATASHEET.CO.KR
ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com