전자부품 데이터시트 검색엔진 |
|
ADC10065CIMTX 데이터시트(PDF) 1 Page - National Semiconductor (TI) |
|
|
ADC10065CIMTX 데이터시트(HTML) 1 Page - National Semiconductor (TI) |
1 / 19 page ADC10065 10-Bit 65 MSPS 3V A/D Converter General Description The ADC10065 is a monolithic CMOS analog-to-digital con- verter capable of converting analog input signals into 10-bit digital words at 65 Megasamples per second (MSPS). This converter uses a differential, pipeline architecture with digital error correction and an on-chip sample-and-hold circuit to provide a complete conversion solution, and to minimize power consumption, while providing excellent dynamic per- formance. A unique sample-and-hold stage yields a full- power bandwidth of 400 MHz. Operating on a single 3.0V power supply, this device consumes just 68.4 mW at 65 MSPS, including the reference current. The Standby feature reduces power consumption to just 14 .1 mW. The differential inputs provide a full scale selectable input swing of 2.0 V P-P, 1.5 VP-P, 1.0 VP-P, with the possibility of a single-ended input. Full use of the differential input is recom- mended for optimum performance. An internal +1.2V preci- sion bandgap reference is used to set the ADC full-scale range, and also allows the user to supply a buffered refer- enced voltage for those applications requiring increased ac- curacy. The output data format is 10-bit offset binary, or two’s complement. This device is available in the 28-lead TSSOP package and will operate over the industrial temperature range of −40˚C to +85˚C. Features n Single +3.0V operation n Selectable 2.0 V P-P, 1.5 VP-P, or 1.0 VP-P full-scale input swing n 400 MHz −3 dB input bandwidth n Low power consumption n Standby mode n On-chip reference and sample-and-hold amplifier n Offset binary or two’s complement data format n Separate adjustable output driver supply to accommodate 2.5V and 3.3V logic families n 28-pin TSSOP package Key Specifications n Resolution 10 Bits n Conversion Rate 65 MSPS n Full Power Bandwidth 400 MHz n DNL ±0.3 LSB (typ) n SNR (f IN = 11 MHz) 59.6 dB (typ) n SFDR (f IN = 11 MHz) −80 dB (typ) n Data Latency 6 Clock Cycles n Supply Voltage +3.0V n Power Consumption, 65 MHz 68.4 mW Applications n Ultrasound and Imaging n Instrumentation n Cellular Based Stations/Communications Receivers n Sonar/Radar n xDSL n Wireless Local Loops n Data Acquisition Systems n DSP Front Ends Connection Diagram 20077901 May 2005 © 2005 National Semiconductor Corporation DS200779 www.national.com |
유사한 부품 번호 - ADC10065CIMTX |
|
유사한 설명 - ADC10065CIMTX |
|
|
링크 URL |
개인정보취급방침 |
ALLDATASHEET.CO.KR |
ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |